LP38841_16 Datasheet, PDF (2/17 Pages) Texas Instruments – 0.8A Ultra Low Dropout Linear Regulators Stable

LP38841
SNVS289C – DECEMBER 2004 – REVISED APRIL 2013
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
CONNECTION DIAGRAM
Figure 1. TO-220, Top View
Figure 2. DDPAK/TO-263, Top View
Pin Name
BIAS
OUTPUT
GND
INPUT
SHUTDOWN
PIN DESCRIPTIONS
Description
The bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and
provides drive voltage for the N-FET.
The regulated output voltage is connected to this pin.
This is both the power and analog ground for the IC. Note that both pin three and the tab of the TO-220 and
DDPAK/TO-263 packages are at ground potential. Pin three and the tab should be tied together using the PC board
copper trace material and connected to circuit ground.
The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin.
Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred
millivolts above the output voltage.
This provides a low power shutdown function which turns the regulated output OFF. Tie to V_BIAS if this function is not
used.
BLOCK DIAGRAM
2
Submit Documentation Feedback
Product Folder Links: LP38841
Copyright © 2004–2013, Texas Instruments Incorporated