LMC6041AIM Datasheet, PDF (2/23 Pages) Texas Instruments – LMC6041 CMOS Single Micropower Operational Amplifier

LMC6041
SNOS610E – DECEMBER 1994 – REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings⁽¹⁾⁽²⁾
Differential Input Voltage
Supply Voltage (V⁺ − V^−)
Output Short Circuit to V^−
Output Short Circuit to V⁺
Lead Temperature (Soldering, 10 sec.)
Storage Temperature Range
Junction Temperature
ESD Tolerance⁽⁵⁾
Current at Input Pin
Current at Output Pin
Current at Power Supply Pin
Voltage at Input/Output Pin
Power Dissipation
±Supply Voltage
16V
See ⁽³⁾
See ⁽⁴⁾
260°C
−65°C to +150°C
110°C
500V
±5 mA
±18 mA
35 mA
(V⁺) + 0.3V, (V^−) − 0.3V
See ⁽⁶⁾
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating conditions indicate conditions for
which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test
conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
(3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature of 110°C. Output currents in excess of ±30 mA over long term may adversely
affect reliability.
(4) Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.
(5) Human body model, 1.5 kΩ in series with 100 pF.
(6) The maximum power dissipation is a function of T_J(max), θ_JA, and T_A. The maximum allowable power dissipation at any ambient
temperature is P_D = (T_J(max) − T_A)/θ_JA.
Operating Ratings
Temperature Range
Supply Voltage
Power Dissipation
Thermal Resistance (θ_JA)⁽²⁾
LMC6041AI, LMC6041I
8-Pin PDIP package
8-Pin SOIC package
−40°C ≤ T_J ≤ +85°C
4.5V ≤ V⁺ ≤ 15.5V
See ⁽¹⁾
101°C/W
165°C/W
(1) For operating at elevated temperatures the device must be derated based on the thermal resistance θ_JA with P_D = (T_J − T_A)/θ_JA.
(2) All numbers apply for packages soldered directly into a PC board.
2
Submit Documentation Feedback
Product Folder Links: LMC6041
Copyright © 1994–2013, Texas Instruments Incorporated