ADS7142 Datasheet, PDF (18/58 Pages) Texas Instruments – Nanopower, Dual-Channel, Programmable Sensor Monitor

ADS7142
SBAS773 – SEPTEMBER 2017
www.ti.com
S
Device Address (7 Bits)
R
A
Register Data (8 Bits) for Register N
A
Register Data (8 Bits) for Register N+1
A
Register Data (8 Bits) for Register N+2
A
Register Data (8 Bits) for Register N+k
A
P/Sr
Data from Host to Device
Data from Device to Host
Figure 13. Reading a continuous block of registers
7.3.10.2 Writing Registers
The I²C master can either write a single register or a continuous block registers to the device or set few bits in a
register or clear few bits in a register.
7.3.10.2.1 Single Register Write.
To write a single register from the device, the I²C master has to provide an I²C command with four frames as
illustrated in Figure 14. The register address is the address of the register which needs to be written and register
data is the value that needs to be written. The opcodes for different commands are listed in Table 4. To end the
register write command, the master has to provide a STOP or a RESTART condition in the I²C frame.
S
Device Address (7 Bits)
W
A
Opcode (8 Bits)
A
Register Address (8 Bits)
A
Register Data (8 Bits)
A
P/Sr
Data from Host to Device
Data from Device to Host
Figure 14. Writing a Single Register
7.3.10.2.2 Set Bit
To set bits in a register without changing the other bits, the I²C master has to provide an I²C command with four
frames as illustrated in Figure 14. The register address is the address of the register in which the bits needs to
be set and register data is the value representing the bits which need to be set. Bits with value as 1 in register
data are set and bits with value as 0 in register data are not changed. The opcodes for different commands are
listed in Table 4. To end this command, the master has to provide a STOP or RESTART condition in the I²C
frame.
7.3.10.2.3 Clear Bit
To clear bits in a register without changing the other bits, the I²C master has to provide an I²C command with
four frames as illustrated in Figure 14. The register address is the address of the register in which the bits needs
to be cleared and register data is the value representing the bits which need to be cleared. Bits with value as 1 in
register data are cleared and bits with value as 0 in register data are not changed. The opcodes for different
commands are listed in Table 4. To end this command, the master has to provide a STOP or a RESTART
condition in the I²C frame.
18
Submit Documentation Feedback
Product Folder Links: ADS7142
Copyright © 2017, Texas Instruments Incorporated