CDCM6208V1F Datasheet, PDF (16/87 Pages) Texas Instruments – 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

CDCM6208V1F
SCAS943 – MAY 2015
www.ti.com
8.20 Device Individual Block Current Consumption
VDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO = 1.8 V, 2.5 V, or 3.3 V, T_A = –40°C to 85°C, Output
Types = LVPECL/CML/LVDS/LVCMOS/HCSL
BLOCK
CONDITION
TYPICAL CURRENT CONSUMPTION (mA)
Core
CDCM6208V1F Core, active mode, PS_A = PS_B = 4
75
CML output, AC coupled w/ 100 Ω diff load
24.25
LVPECL, AC coupled w/ 100 Ω diff load
40
Output Buffer
LVCMOS output, transient, 'C _L' load, 'f' MHz output
frequency, 'V' output swing
1.8 + V x f _OUT x (C _L+ 12 x 10 ^-12) x 10 ³
LVDS output, AC coupled w/ 100 Ω diff load
19.7
HCSL output, 50 Ω load to GND on each output pin
31
Integer Divider Bypass (Divide = 1)
3
Integer Divide Enabled, Divide > 1
8
Output Divide Circuitry
Fractional Divider Enabled
12
additional current when PS_A differs from PS_B
15
Total Device, CDCM6208V1F
Device Settings (V2)
1. PRI input enabled, set to LVDS mode
2. SEC input XTAL
3. Input bypass off, PRI only sent to PLL
4. Reference clock 30.72 MHz
5. PRI input divider set to 1
6. Reference input divider set to 1
7. Charge Pump Current = 2.5 mA
8. VCO Frequency = 3.072 GHz
9. PS_A = PS_B divider ration = 4
10. Feedback divider ratio = 25
11. Output divider ratio = 5
12. Fractional divider pre-divider = 2
13. Fractional divider core input frequency = 384 MHz
14. Fractional divider value = 3.84, 5.76, 3.072, 7.68
15. CML outputs selected for CH0-3 (153.6 MHz)
LVDS outputs selected for CH4-7 (100 MHz, 66.66 MHz,
125 MHz, 50 MHz)
(excl. I _{termination_resistors})
(1.8 V: 251 mA
2.5 V: 254 mA
3.3 V: 257 mA)
(incl. I _{termination_resistors})
(1.8 V: 310 mA
2.5 V: 313 mA
3.3 V: 316 mA)
Total Device, CDCM6208V1F Power Down (PDN = '0')
0.35
Helpful Note: The CDCM6208V1F User GUI does an excellent job estimating the total device current
consumption based on the actual device configuration. Therefore, it is recommended to use the GUI to estimate
device power consumption.
The individual supply terminal current consumption for Pin mode P23 was measured to come out the following:
Y0-1 Y2-3
Y4
Table 1. Individual Supplies Measured
Y5
Y6
Y7
SEC
(V_SEC = 1.8V)
SEC
(V_SEC = 2.5V)
PRI
PLL1 PLL2 VCO DVDD
TOTAL
PWR PIN 39 = GND
V_PRI = 1.8 V
V_OUT = 1.8 V
61 mA
40 mA
21 mA
29 mA
30 mA
31 mA
12 mA
70 mA
1.5 mA 295.5 mA
16
Submit Documentation Feedback
Product Folder Links: CDCM6208V1F
Copyright © 2015, Texas Instruments Incorporated