English
Language : 

TLV320AIC3212_15 Datasheet, PDF (14/78 Pages) Texas Instruments – TLV320AIC3212 Ultra-Low Power Stereo Audio Codec With Receiver Driver, DirectPath Headphone, and Stereo Class-D Speaker Amplifier
TLV320AIC3212
SLAS784A – MARCH 2012 – REVISED SEPTEMBER 2015
www.ti.com
8.6 Electrical Characteristics, ADC
TA = 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V;
SLVDD, SRVDD, SPK_V = 3.6 V; fS (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and
VREF_AUDIO pins; PLL disabled unless otherwise noted.
PARAMETER
AUDIO ADC (CM = 0.9 V) (1) (2)
TEST CONDITIONS
MIN TYP MAX UNIT
Input signal level (0dB)
Device Setup
Single-ended, CM = 0.9 V
1-kHz sine wave input, Single-ended Configuration
IN2R to Right ADC and IN2L to Left ADC, Rin = 20 kΩ, fs = 48 kHz,
AOSR = 128, MCLK = 256*fs, PLL Disabled; AGC = OFF,
Channel Gain = 0 dB, Processing Block = PRB_R1,
Power Tune = PTM_R4
0.5
VRMS
Inputs AC-shorted to ground
85
93
SNR
Signal-to-noise ratio, A-
weighted(1) (2)
IN1R, IN3R, IN4R each exclusively routed in separate tests to Right
ADC and AC-shorted to ground
IN1L, IN3L, IN4L each exclusively routed in separate tests to Left
ADC and AC-shorted to ground
dB
93
DR
Dynamic range A-
weighted(1) (2)
–60dB full-scale, 1-kHz input signal
93
dB
–3 dB full-scale, 1-kHz input signal
–87 –70
THD+N
Total Harmonic
Distortion plus Noise
IN1R,IN3R, IN4R each exclusively routed in separate tests to Right
ADC
IN1L, IN3L, IN4L each exclusively routed in separate tests to Left
ADC
–3-dB full-scale, 1-kHz input signal
dB
–87
Gain Error
1kHz sine wave input at -3dBFS, Single-ended configuration
Rin = 20 K fs = 48 kHz, AOSR=128, MCLK = 256* fs, PLL Disabled
AGC = OFF, Channel Gain=0 dB, Processing Block = PRB_R1,
Power Tune = PTM_R4, CM=0.9 V
0.1
dB
Input Channel
Separation
1kHz sine wave input at –3 dBFS, Single-ended configuration
IN1L routed to Left ADC, IN1R routed to Right ADC, Rin = 20 K
AGC = OFF, AOSR = 128, Channel Gain=0 dB, CM=0.9 V
110
dB
Input Pin Crosstalk
1-kHz sine wave input at –3 dBFS on IN2L, IN2L internally not
routed.
IN1L routed to Left ADC, AC-coupled to ground
116
dB
1-kHz sine wave input at –3 dBFS on IN2R, IN2R internally not
routed.
IN1R routed to Right ADC, AC-coupled to ground
Single-ended configuration Rin = 20 kΩ, AOSR=128 Channel Gain=0
dB, CM=0.9 V
PSRR
217Hz, 100mVpp signal on AVDD_18, AVDDx_18
Single-ended configuration, Rin=20 kΩ, Channel Gain=0 dB; CM=0.9
V
59
dB
AUDIO ADC (CM = 0.75 V)
Input signal level (0dB)
Device Setup
Single-ended, CM=0.75 V, AVDD_18, AVDDx_18 = 1.5 V
1-kHz sine wave input, Single-ended Configuration
IN2R to Right ADC and IN2L to Left ADC, Rin = 20 K, fs = 48 kHz,
AOSR = 128, MCLK = 256*fs, PLL Disabled; AGC = OFF,
Channel Gain = 0 dB, Processing Block = PRB_R1,
Power Tune = PTM_R4
0.375
VRMS
(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a
20-Hz to 20-kHz bandwidth using an audio analyzer.
(2) All performance measurements done with pre-analyzer 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a
filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass
filter removes out-of-band noise, which, although not audible, may affect dynamic specification values
14
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TLV320AIC3212