English
Language : 

TLC5929_16 Datasheet, PDF (11/43 Pages) Texas Instruments – 16-Channel, Constant-Current LED Driver with 7-Bit Global Brightness Control, Power-Save Mode, and Full Self-Diagnosis for LED Lamp
TLC5929
www.ti.com
NAME
PIN
DBQ/PWP
BLANK
21
GND
1
RGE
18
22
IREF
23
20
LAT
4
1
OUT0
5
2
OUT1
6
3
OUT2
7
4
OUT3
8
5
OUT4
9
6
OUT5
10
7
OUT6
11
8
OUT7
12
9
OUT8
13
10
OUT9
14
11
OUT10
15
12
OUT11
16
13
OUT12
17
14
OUT13
18
15
OUT14
19
16
OUT15
20
17
SCLK
3
24
SIN
2
23
SOUT
22
19
VCC
24
21
PIN DESCRIPTIONS
SBVS159B – APRIL 2011 – REVISED JULY 2012
I/O
DESCRIPTION
Blank all outputs. When BLANK is high, all constant-current outputs (OUT0 to OUT15) are
I forced off. When BLANK is low, all constant-current outputs are controlled by the on/off
control data in the data latch.
— Ground
Maximum current programming terminal. A resistor connected between IREF and GND sets
I/O
the maximum current for every constant-current output. When this terminal is directly
connected to GND, all outputs are forced off. The external resistor should be placed close to
the device and must be in the range of 1.32 kΩ to 66.0 kΩ.
Data latch. The rising edge of LAT latches the data from the common shift register into the
I
output on/off data latch. At the same time, the data in the common shift register are replaced
with SID, which is selected by SIDLD. See the Output On/Off Data Latch section and Status
Information Data (SID) section for more details.
O
O
O
O
O
O
O
O Constant-current sink outputs. Multiple outputs can be configured in parallel to increase the
O constant-current capability. Different voltages can be applied to each output.
O
O
O
O
O
O
O
Serial data shift clock. Data present on SIN are shifted to the LSB of the 17-bit shift register
I with the SCLK rising edge. Data in the shift register are shifted toward the MSB at each
SCLK rising edge. The MSB data of the common shift register appear on SOUT.
I
Serial data input for the 17-bit common shift register. When SIN is high, a '1' is written to the
LSB of the common shift register at the rising edge of SCLK.
O
Serial data output of the 17-bit common shift register. SOUT is connected to the MSB of the
17-bit shift register. Data are clocked out at the rising edge of SCLK.
— Power-supply voltage
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TLC5929
Submit Documentation Feedback
11