PCM1716E Datasheet, PDF (10/18 Pages) Texas Instruments – 24-Bit, 96kHz Sampling CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER

Not Recommended For New Designs
REGISTER
NAME
Register 0
Register 1
Register 2
Register 3
BIT
NAME
AL (7:0)
LDL
A (1:0)
res
AR (7:0)
LDR
A (1:0)
res
MUT
DEM
OPE
IW (1:0)
res
A (1:0)
res
I²S
LRP
ATC
SRO
REV
CKO
SF (1:0)
IZD
A (1:0)
res
DESCRIPTION
DAC Attenuation Data for Lch
Attenuation Data Load Control for Lch
Register Address
Reserved, should be “L”
DAC Attenuation Data for Rch
Attenuation Data Load Control for Rch
Register Address
Reserved, should be “L”
Left and Right DACs Soft Mute Control
De-emphasis Control
Left and Right DACs Operation Control
Input Audio Data Bit and Format Select
Reserved
Register Address
Reserved, should be “L”
Audio Data Format Select
Polarity of LRCIN Select
Attenuator Control
Slow Roll-Off Select
Output Phase Select
CLKO Output Select
Sampling Rate Select
Internal Zero Detection Circuit Control
Register Address
Reserved, should be “L”
TABLE VII. Register Functions
REGISTER 0 (A1 = 0, A0 = 0)
B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
res res res res res A1 A0 LDL AL7 AL6 AL5 AL4 AL3 AL2 AL1 AL0
REGISTER 2 (A1 = 1, A0 = 0)
B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
res res res res res A1 A0 res res res res IW1 IWO OPE DEM MUTE
Register 2 is used to control soft mute, de-emphasis, opera-
tion enable, input resolution, and input audio data bit and
format.
MUT (B0)
MUT = L
MUT = H
Soft Mute OFF
Soft Mute ON
DEM (B1)
DEM = L
DEM = H
De-emphasis OFF
De-emphasis ON
OPE (B2)
OPE = L
OPE = H
Normal Operation
DAC Operation OFF
when OPE (B2) is “HIGH”, the output of the DAC will be
forced to bipolar zero, irrespective of any input data.
IWO (B3), IW1 (B4) and I²S (B0) of Register 3
These resisters, IWO, IW1, I²S determine the input data
word and input data format as shown below.
Register 0 is used to control left channel attenuation. Bits
0 - 7 (AL0 - AL7) are used to determine the attenuation
level. The level of attenuation is given by:
ATT = 0.5 x (data-255) (dB)
FFh = –0dB
FEh = –0.5dB
:
:
01h = –127.5dB
00h = – ∞ (= Mute)
ATTENUATION DATA LOAD CONTROL
Bit 8 (LDL) is used to control the loading of attenuation data
in B0:B7. When LDL is set to 0, attenuation data will be
loaded into AL0:AL7, but it will not affect the attenuation
level until LDL is set to 1. LDR in Register 1 has the same
function for right channel attenuation.
REGISTER 1 (A1 = 0, A0 = 1)
B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
res res res res res A1 A0 LDR AR7 AR6 AR5 AR4 AR3 AR2 AR1 AR0
Register 1 is used to control right channel attenuation. As
in Register 1, bits 0 - 7 (AR0 - AR7) control the level of
attenuation.
IW1 IW0
I²S
Audio Interface
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
0
16-Bit Standard (Right-Justified)
0
20-Bit Standard (Right-Justified)
0
24-Bit Standard (Right-Justified)
0
24-Bit Left-Justified (MSB First)
1
16-Bit I²S
1
24-Bit I²S
1
Reserved
1
Reserved
REGISTER 3 (A1 = 1, A0 = 1)
B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
res res res res res A1 A0 IZD SF1 SF0 CKO REV SRO ATC LRP I²S
REGISTER 3 (A1 = 1, A0 = 1)
Register 3 is used to control input data format and polarity,
attenuation channel control, system clock frequency, sam-
pling frequency, infinite zero detection, output phase,
CLKO output, and slow roll-off.
Bit 8 is used to control the infinite zero detection function
(IZD).
When IZD is “LOW”, the zero detect circuit is off. Under
this condition, no automatic muting will occur if the input
is continuously zero. When IZD is “HIGH”, the zero detect
feature is enabled. If the input data is continuously zero for
65, 536 cycles of BCKIN, the output will be immediately
®
PCM1716
10