XIO2001_16 Datasheet, PDF (1/141 Pages) Texas Instruments – PCI Express to PCI Bus Translation Bridge

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
XIO2001
SCPS212I – MAY 2009 – REVISED JANUARY 2016
XIO2001 PCI Express to PCI Bus Translation Bridge
1 Features
•1 Full ×1 PCI Express™ Throughput
• Fully Compliant With PCI Express to PCI/PCI-X
Bridge Specification, Revision 1.0
• Fully Compliant With PCI Express Base
Specification, Revision 2.0
• Fully Compliant With PCI Local Bus Specification,
Revision 2.3
• PCI Express Advanced Error Reporting Capability
Including ECRC Support
• Support for D1, D2, D3_hot, and D3_cold
• Active-State Link Power Management Saves
Power When Packet Activity on the PCI Express
Link is Idle, Using Both L0s and L1 States
• Wake Event and Beacon Support
• Error Forwarding Including PCI Express Data
Poisoning and PCI Bus Parity Errors
• Uses 100-MHz Differential PCI Express Common
Reference Clock or 125-MHz Single-Ended,
Reference Clock
• Optional Spread Spectrum Reference Clock is
Supported
• Robust Pipeline Architecture to Minimize
Transaction Latency
• Full PCI Local Bus 66-MHz/32-Bit Throughput
• Support for Six Subordinate PCI Bus Masters with
Internal Configurable, 2-Level Prioritization
Scheme
• Internal PCI Arbiter Supporting Up to 6 External
PCI Masters
• Advanced PCI Express Message Signaled
Interrupt Generation for Serial IRQ Interrupts
• External PCI Bus Arbiter Option
• PCI Bus LOCK Support
• JTAG/BS for Production Test
• PCI-Express CLKREQ Support
• Clock Run and Power Override Support
• Six Buffered PCI Clock Outputs (25 MHz, 33 MHz,
50 MHz, or 66 MHz)
• PCI Bus Interface 3.3-V and 5.0-V (25 MHz or
33 MHz only at 5.0 V) Tolerance Options
• Integrated AUX Power Switch Drains V_AUX Power
Only When Main Power Is Off
• Five 3.3-V, Multifunction, General-Purpose I/O
Terminals
• Memory-Mapped EEPROM Serial-Bus Controller
Supporting PCI Express Power Budget/Limit
Extensions for Add-In Cards
• Compact Footprint, Lead-Free 144-Ball, ZAJ
MicroStar™ BGA, Lead-Free 169-Ball ZGU
MicroStar BGA, and PowerPad™ HTQFP 128-Pin
PNP Package
2 Applications
• Consumer Applications:
– PC
– Notebooks
– PCIe Add-In Cards
– Multi-Function Printers
– Network Routers and Switches
• Industrial Applications
– Industrial PCs
– Video Surveillance Systems
3 Description
The XIO2001 is a single-function PCI Express to PCI
translation bridge that is fully compliant to the PCI
Express to PCI/PCI-X Bridge Specification, Revision
1.0. For downstream traffic, the bridge simultaneously
supports up to eight posted and four non-posted
transactions. For upstream traffic, up to six posted
and four non-posted transactions are simultaneously
supported.
The PCI Express interface is fully compliant to the
PCI Express Base Specification, Revision 2.0.
The PCI Express interface supports a ×1 link
operating at full 250 MB/s packet throughput in each
direction simultaneously. Also, the bridge supports
the advanced error reporting including extended CRC
(ECRC) as defined in the PCI Express Base
Specification. Supplemental firmware or software is
required to fully use both of these features.
Device Information(1)
PART NUMBER PACKAGE
BODY SIZE (NOM)
HTQFP (128)
14.00 mm × 14.00 mm
XIO2001
NFBGA (144)
BGA MICROSTAR
(169)
7.00 mm × 7.00 mm
12.00 mm × 12.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.