UCD90320 Datasheet, PDF (1/14 Pages) Texas Instruments – UCD90320 32-Rail PMBus™ Power Sequencer and System Manager

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
UCD90320
SLUSCH8 – AUGUST 2016
UCD90320 32-Rail PMBus™ Power Sequencer and System Manager
1 Features
•1 Sequence, Monitor, and Margin 24 Voltage Rails
Plus 8 Digital Rails With a Small (12 mm × 12 mm
× 0.8 mm Pitch) Footprint
• Monitor and Respond to OV, UV, OC, UC,
Temperature, Time-Out, and GPI-Triggered Faults
• Flexible Sequence-On and Off Dependencies,
Delay Time, Boolean Logic, and GPIO
Configuration to Support Complex Sequencing
Applications
• 4 Rail Profiles for Adaptive Voltage Identification
(AVID) Voltage Regulator
• High-Accuracy Closed-Loop Margining
• Active Trim Function Improves Rail Output
Voltage Accuracy
• Advanced Nonvolatile Event Logging To Assist
System Debugging
– Single-Event Fault Log (100 entries)
– Peak Value Log
– Black Box Fault Log to Save Status of All Rails
and I/O Pins at the First Fault
• Easily Cascade Up to 4 Power Sequencers and
Take Coordinated Fault Responses
• Programmable Watchdog Timer and System
Reset
• Pin-Selected Rail State
• Flexible Pin MUX for ENx, LGPOx, GPIOx, and
PWMx Pins
• PMBus™ 1.2 Compliant
2 Applications
• Industrial and ATE
• Telecom and Networking Equipment
• Servers and Storage Systems
• Systems Requiring Sequencing and Monitoring of
Multiple Power Rails
3 Description
The UCD90320 device is a 32-rail PMBus™
addressable power sequencer and system manager
in a compact (12 mm × 12 mm × 0.8 mm pitch) BGA
package.
The device provides 24 analog monitor (AMONx) pins
to monitor power-supply voltage, current, or
temperature with two 12-bit ADC engines, 8 digital
monitor (DMONx) pins to monitor external digital
event, 32 enable (ENx) pins to control power rail ON
and OFF, 24 MARx pins for closed-loop margining,
16 logic GPO (LGPOx) pins to support flexible
Boolean logic and state machine functions, and 32
GPIOx pins which can be configured as GPI, GPO,
system reset, cascading fault pins, or watchdog I/O.
The 32 ENx pins and the 12 LGPOx pins can be
configured to be active driven or open drain outputs.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
UCD90320
BGA (169)
12.0 mm × 12.0 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Functional Block Diagram
12-V
OUT
12-V
Cur
INA196
12-V
OUT
3.3-V
OUT
VOUT 1.8 V
VOUT 0.8 V
Cur 12 V
Temp 12 V
Temp 0.8 V
32/¶V 3:5*'
WDI from main
processor
WDO
POWER_GOOD
WARN_OV_ 0.8 V
or WARN_OV_12 V
SYSTEM_RESET
Other sequencer
done (cascade input)
12-V OUT
12-V ^{Temp IC}
Temp
3.3-V
Supply
V33A V33D
VREF
(Optional)
Hot
Swap
AMON
AMON
EN
AMON
AMON
AMON
EN
AMON
AMON
UCD90160
DMON
EN
GPIO
VIN
VOUT
EN
DC-DC1
VFB
VOUT
3.3 V
VIN
VOUT
EN
VOUT ^{1.8 V}
LDO1
GPIO
LGPO
GPIO
GPIO
GPIO
I²C/PMBus
JTAG
VIN
VOUT
EN EN
DC-DC2
VFB
MARGIN
3.3-V
0.8 V
Temp IC
VOUT
0.8 V
GPIO
GPIO
UCD90320 (Cascaded)
SYNC-CLK
SYNC_CLK
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCT PREVIEW Information. Product in design phase of
development. Subject to change or discontinuance without notice.