TSB12LV21B-EP Datasheet, PDF (1/6 Pages) Texas Instruments – (PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER

TSB12LV21B-EP
www.ti.com...................................................................................................................................................................................................... SLLA274 – APRIL 2008
(PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
FEATURES
1
• Controlled Baseline
– One Assembly Site
– One Test Site
– One Fabrication Site
• Extended Temperature Performance of
–55°C to 125°C
• Enhanced Diminishing Manufacturing Sources
(DMS) Support
• Enhanced Product-Change Notification
• Qualification Pedigree ⁽¹⁾
• IEEE Standard for 1394-1995 Compliant
• IEEE Standard for 1212-1991 Compliant
• Supports IEEE 1394-1995 Link Layer Control
• PCI Local Bus Specification Rev. 2.1
Compliant
• Supports IEEE 1394 Transfer Rates of 100,
200, and 400 Mbit per Second
(1) Component qualification in accordance with JEDEC and
industry standards to ensure reliable operation over an
extended temperature range. This includes, but is not limited
to, Highly Accelerated Stress Test (HAST) or biased 85/85,
temperature cycle, autoclave or unbiased HAST,
electromigration, bond intermetallic life, and mold compound
life. Such qualification testing should not be viewed as
justifying use of this component beyond specified
performance and environmental limits.
• 3.3-V Core Logic While Maintaining
5-V Tolerant Inputs
• Performs the Function of 1394 Cycle Master
• Provides 4 KBytes of Configurable FIFO RAM
• Provides Five Scatter-Gather DMA Channels
• Provides Software Control of Interrupt Events
• Provides Four General-Purpose Input/Outputs
• Supports Plug-and-Play (PnP) Specification
• Generates 32-Bit CRC for Transmission of
1394 Packets
• Performs 32-Bit CRC Checking on Reception
of 1394 Packets
• Provides PCI Bus Master Function for
Supporting DMA Operations
• Provides PCI Slave Function for Read/Write
Access of Internal Registers
• Supports Distributed DMA Transfers Between
1394 and Local Bus RAM, ROM, AUX, or
Zoomed Video
• Advanced Submicron, Low-Power CMOS
Technology
• Packaged in a 176-Pin PQFP (PGF)
DESCRIPTION
The TSB12LV21B (PCILynx-2) provides a high-performance IEEE 1394-1995 interface with the capability to
transfer data between the 1394 PHY-link interface, the PCI bus interface, and external devices connected to the
local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical layer device; it is
supported by the onboard link layer controller (LLC). The LLC provides the control for transmitting and receiving
1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbit/s, 200 Mbit/s, and 400 Mbit/s.
The link layer also provides the capability to receive status from the physical layer device and to access the
physical layer control and status registers by the application software. The PCILynx-2 complies with
• PCI Local Bus Specification, Revision 2.1
• IEEE Standard for a 1394-1995 High Performance Serial Bus
• IEEE Standard 1212-1991
• IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer Buses
An internal 4 Kbyte memory can be configured as multiple variable-size FIFOs, eliminating the need for external
FIFOs. Separate FIFOs are user configurable to support 1394 receive, asynchronous transmit, and
isosynchronous transmit transfer operations.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are
tested unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.