TPS650864 Datasheet, PDF (1/107 Pages) Texas Instruments – Configurable Multirail PMU for Xilinx MPSoCs and FPGAs

Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
TPS650864
SWCS138 – FEBRUARY 2017
TPS650864xx Configurable Multirail PMU for Xilinx^® MPSoCs and FPGAs
1 Device Overview
1.1 Features
1
• Wide V_IN Range From 5.6 V to 21 V
• Three Variable-Output Voltage Synchronous
Step-Down Controllers With D-CAP2™ Topology
– Scalable Output Current Using External FETs
With Selectable Current Limit
– I²C DVS Control From 0.41 V to 1.67 V in
10-mV Steps or 1 V to 3.575 V in 25-mV Steps
• Three Variable-Output Voltage Synchronous Step-
Down Converters With DCS-Control Topology
– V_IN Range From 3.0 V to 5.5 V
– Up to 3 A of Output Current
– I²C DVS Control From 0.41 V to 1.67 V in
10-mV Steps or 0.425 V to 3.575 V in 25-mV
Steps
• Three LDO Regulators With Adjustable Output
Voltage
– LDOA1: I²C-Selectable Output Voltage From
1.35 V to 3.3 V for up to 200 mA of Output
Current
– LDOA2 and LDOA3: I²C-Selectable Output
Voltage From 0.7 V to 1.5 V for up to 600 mA of
Output Current
• VTT LDO for DDR Memory Termination
• Three Load Switches With Slew Rate Control
– Up to 300 mA of Output Current With Voltage
Drop Less Than 1.5% of Nominal Input Voltage
– R_DSON < 96 mΩ at Input Voltage of 1.8 V
• 5-V Fixed-Output Voltage LDO (LDO5)
– Power Supply for Gate Drivers of SMPS and for
LDOA1
– Automatic Switch to External 5-V Buck for
Higher Efficiency
• Built-in Flexibility and Configurability by Factory
OTP Programming
– Six GPI Pins Configurable to Enable (CTL1 to
CTL6) or Sleep Mode Entry (CTL3 and CTL6) of
Any Selected Rails
– Four GPO Pins Configurable to Power Good of
Any Selected Rails
– Open-Drain Interrupt Output Pin
• I²C Interface Supports:
– Standard Mode (100 kHz)
– Fast Mode (400 kHz)
– Fast Mode Plus (1 MHz)
1.2 Applications
• Programmable Logic Controller
• Machine Vision Camera
• Video Surveillance
• Test and Measurement
• Embedded PCs
• Motion Control
• Portable Ultrasound
1.3 Description
The TPS650864xx device is a single-chip power-management IC (PMIC) designed for Xilinx Zynq^®
multiprocessor system-on-chip (MPSoCs) and field programmable gate array (FPGA) families. The
TPS650864xx offers an input range of 5.6 V to 21 V, enabling a wide range of applications. The device is
targeted for wall-powered applications or 2S, 3S, or 4S Li-Ion battery packs (NVDC or non-NVDC power
architectures). See the Typical Application section for 5-V input supplies. The D-CAP2™ and DCS-Control
high-frequency voltage regulators use small inductors and capacitors to achieve a small solution size. The
D-CAP2 and DCS-Control topologies have excellent transient response performance, which is great for
processor core and system memory rails that have fast load switching. An I²C interface allows simple
control either by an embedded controller (EC) or by an SoC. The PMIC comes in an 8-mm × 8-mm,
single-row VQFN package with thermal pad for good thermal dissipation and ease of board routing.
PART NUMBER
Device Information⁽¹⁾
PACKAGE
BODY SIZE (NOM)
TPS650864xx
VQFN (64)
8.00 mm × 8.00 mm
(1) For more information, see the Mechanical, Packaging, and Orderable Information section.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.