English
Language : 

TPS54120EVM Datasheet, PDF (1/15 Pages) Texas Instruments – TPS54120EVM, Low Noise 1A Power Supply Evaluation Module
User's Guide
SLVU641 – January 2012
TPS54120EVM, Low Noise 1A Power Supply Evaluation
Module
This User’s Guide describes operational use of the TPS54120 Evaluation Module (PWR103) as a
reference design for engineering demonstration and evaluation of the TPS54120, low noise 1A power
supply. Included in this user’s guide are setup and operation instructions, a schematic diagram, layout
description, a bill of materials, and test results.
Contents
1 Background .................................................................................................................. 2
2 Setup ......................................................................................................................... 2
2.1 Input and Output Connections and Jumper Descriptions ..................................................... 2
2.2 Modifications ........................................................................................................ 3
2.3 Equipment Interconnect ........................................................................................... 4
3 Operation ..................................................................................................................... 4
4 Test Results ................................................................................................................. 4
4.1 Output Voltage Ripple ............................................................................................. 5
4.2 Output Noise ........................................................................................................ 5
4.3 Output Turn On ..................................................................................................... 6
4.4 Load Transient ..................................................................................................... 7
4.5 Efficiency ............................................................................................................ 8
4.6 Thermal Characteristic ............................................................................................ 8
5 Board Layout ................................................................................................................ 9
5.1 Layout Description ................................................................................................. 9
6 Schematic .................................................................................................................. 12
7 Bill of Materials ............................................................................................................. 13
List of Figures
1 Output Voltage of Both the SW and LDO with 400mA Load.......................................................... 5
2 Output Spectrum Noise Density vs. Frequency ........................................................................ 5
3 Switcher Converter Output Voltage Turn-on, SW Enable ............................................................ 6
4 LDO Output Voltage Turn-on, LDO Enable ............................................................................. 6
5 LDO Output Voltage Turn-on, SW Enable............................................................................... 7
6 TPS54120 Transient Response........................................................................................... 7
7 TPS54120 Efficiency ....................................................................................................... 8
8 TPS54120 Thermal Image................................................................................................. 9
9 Top Side Silkscreen and Routing ....................................................................................... 10
10 Second Layer (Internal) Routing......................................................................................... 11
11 Third Layer (Internal) Routing............................................................................................ 11
12 Bottom Layer Silkscreen and Routing .................................................................................. 12
13 Schematic .................................................................................................................. 12
List of Tables
1 EVM Specifications ......................................................................................................... 2
2 Sample 1% Resistor Values for Common SW Output Voltages...................................................... 3
SLVU641 – January 2012
Submit Documentation Feedback
TPS54120EVM, Low Noise 1A Power Supply Evaluation Module
1
Copyright © 2012, Texas Instruments Incorporated