TNETA1585 Datasheet, PDF (1/32 Pages) Texas Instruments – ATM TRAFFIC MANAGEMENT SCHEDULER DEVICE WITH RECEIVE UTOPIA AND COPROCESSOR INTERFACES

TNETA1585
ATM TRAFFIC MANAGEMENT SCHEDULER DEVICE
WITH RECEIVE UTOPIA AND COPROCESSOR INTERFACES
SDNS041A – NOVEMBER 1996 – REVISED JULY 1998
D Single-Chip Scheduler for Scheduling
Available Bit Rate (ABR) Connections
D Used With the TNETA1575 to Provide a
Complete Solution for Segmentation and
Reassembly of Data on ABR Connections
as Specified in the Asynchronous Transfer
Mode (ATM) Forum’s Traffic Management
4.0 Document (TM4.0) and ITU-TI.371
D Supports Scheduling of Variable-Bit-Rate
Non-Real Time (VBR-nrt) Using
Host-Programmable Peak Cell Rate (PCR),
Sustained Cell Rate (SCR), and Maximum
Burst Size (MBS)
D On-Chip Self-Sorting FIFO-Based
Scheduler Used to Schedule the
Transmission of Cells for All Connections
D Simultaneously Supports Both Virtual Path
(VP) and Virtual Channel (VC) Level ABR
Traffic Management
D Provides Scheduling for up to 2047 ABR
Connections Required for Large-Scale LAN
Emulation Installations
D On-Chip Processors Implement the
End-System Behavior as Defined in TM4.0,
Providing a High-Performance and Flexible
Solution to Track Future Standards
D On-Chip Instruction RAMs Hold the
Microcode for the Source and Destination
Processors, Providing Fast Execution of
Code on Chip
D Configuration Support for All Primary and
Optional TM4.0 Parameters, Providing
Maximum Implementation Flexibility
D Supports TM4.0-Defined Resource
Management (RM)-Cell Formats and
Provides the RM-Cell Payload and
Information on How to Configure the
RM-Cell Header to the Segmentation and
Reassembly (SAR) Device
D Supports Out-of-Rate Forward and
Backward RM-Cell Generation to Prevent
Deadlock Situations When the Rates of
Sources and Destinations Are Driven to or
Below a Minimum Cell Rate of 10 Cells Per
Second
D Processes Received RM Cells, Maintaining
Parameters and Variables in Accordance
With TM4.0
D Hardware Assistance Is Provided for 1/ACR
Calculations That Support Scheduling
Operations to Maximize Performance
D Hardware Assistance Is Provided for 15-Bit
Floating-Point To/From Integer
Conversions to Maximize Performance
D UTOPIA Level-1 Revision-2.01 Receive
(Observe-Only) Cell Interface
D Internal 8-Cell Receive FIFO
D Receive-Cell Interface Can Be Programmed
to Operate as Either a Physical (PHY-Layer)
Interface or as a SAR/Switch (ATM-Layer)
Interface.
D Supports Boundary Scan Through a
Five-Wire JTAG Interface in Accordance
With IEEE Std 1149.1-1990 (Includes IEEE
Std 1149.1a-1993) IEEE Standard Test-
Access-Port and Boundary-Scan
Architecture
description
The TNETA1585 is an asynchronous transfer mode (ATM) programmable traffic management scheduler device
that is used with a segmentation and reassembly (SAR) device to provide a flexible, high-performance solution
for the available bit rate (ABR) service category. Its programmability enables it to support other special modes
including variable-bit-rate non-real-time (VBR-nrt) service category and virtual-path (VP)-level ABR in addition
to and simultaneously with ABR. Combining the TNETA1585 with the TNETA1575 provides a high-performance
solution for classical LAN-to-ATM backbone applications, including high-performance networking hubs.
This data sheet provides information on the device hardware specifications that includes device interfaces,
timing diagrams, electrical characteristics, terminal and package information, and an overview of device
operation. All information on the TNETA1585 data structures, configuration, and features is provided in the
TNETA1585 Programmer’s Reference Guide, literature number SDNU016.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1998, Texas Instruments Incorporated
1