SN74LVCH16T245_15 Datasheet, PDF (1/30 Pages) Texas Instruments – 16-bit Dual-supply Bus Transceiver

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74LVCH16T245
SCES635B – JULY 2005 – REVISED APRIL 2015
SN74LVCH16T245 16-bit Dual-supply Bus Transceiver
With Configurable Level-Shifting/Voltage Translation and Tri-State Outputs
1 Features
•1 Control Inputs V_IH/V_IL Levels are Referenced to
V_CCA Voltage
• V_CC Isolation Feature – If Either V_CC Input is at
GND, All Outputs are in the High-Impedance State
• Overvoltage-Tolerant Inputs and Outputs Allow
Mixed-Voltage-Mode Data Communications
• Fully Configurable Dual-Rail Design Allows Each
Port to Operate Over the Full 1.65 V to 5.5 V
Power-Supply Range
• Bus Hold on Data Inputs Eliminates the Need for
External Pullup and Pulldown Resistors
• I_off Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Protection Exceeds JESD 22
2 Applications
• Personal Electronics
• Industrial
• Enterprise
• Telecom
3 Description
This 16-bit noninverting bus transceiver uses two
separate configurable power-supply rails. The A port
is designed to track V_CCA. V_CCA accepts any supply
voltage from 1.65 V to 5.5 V. The B port is designed
to track V_CCB. V_CCB accepts any supply voltage from
1.65 V to 5.5 V. This allows for universal low-voltage
bidirectional translation between any of the 1.8-V,
2.5-V, 3.3-V, and 5-V voltage nodes.
The SN74LVCH16T245 device control pins (1DIR,
2DIR, 1OE, and 2OE) are supplied by V_CCA.
The SN74LVCH16T245 device is designed for
asynchronous communication between two data
buses. The logic levels of the direction-control (DIR)
input and the output-enable (OE) input activate either
the B-port outputs or the A-port outputs or place both
output ports into the high-impedance mode. The
device transmits data from the A bus to the B bus
when the B-port outputs are activated, and from the B
bus to the A bus when the A-port outputs are
activated. The input circuitry on both A and B ports is
always active and must have a logic HIGH or LOW
level applied to prevent excess I_CC and I_CCZ.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SSOP (48)
15.88 mm × 7.49 mm
TSSOP (48)
SN74LVCH16T245
TVSOP (48)
12.50 mm × 6.10 mm
9.70 mm × 4.40 mm
BGA (56)
7.00 mm × 4.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Logic Diagram (Positive Logic)
1
1DIR
24
2DIR
48 _1OE
25 _2OE
1A1 ⁴⁷
36
2A1
2 _1B1
13 _2B1
To Seven Other Channels
1
To Seven Other Channels
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.