SN74LV86A-EP Datasheet, PDF (1/11 Pages) Texas Instruments – QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SN74LV86AĆEP
QUADRUPLE 2ĆINPUT EXCLUSIVEĆOR GATE
D Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D Extended Temperature Performance of
−40°C to 105°C
D Enhanced Diminishing Manufacturing
Sources (DMS) Support
D Enhanced Product-Change Notification
D Qualification Pedigree^†
D 2-V to 5.5-V V_CC Operation
† _{Component qualification in accordance with JEDEC and industry}
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
SCLS567A − JANUARY 2004 − REVISED MAY 2004
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
>2.3 V at V_CC = 3.3 V, T_A = 25°C
D Supports Mixed-Mode Voltage Operation on
All Ports
PW PACKAGE
(TOP VIEW)
1A 1
1B 2
1Y 3
2A 4
2B ⁵
2Y ⁶
GND ⁷
14 V_CC
13 4B
12 4A
11 4Y
10 3B
9 3A
8 _3Y
description/ordering information
The SN74LV86A is a quadruple 2-input exclusive-OR gate designed for 2-V to 5.5-V V_CC operation.
This device contains four independent 2-input exclusive-OR gates. It performs the Boolean function
Y = A ę B or Y = AB + AB in positive logic.
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced
in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the
output.
ORDERING INFORMATION
TA
PACKAGE‡
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
−40°C to 105°C TSSOP − PW Tape and reel SN74LV86ATPWREP LV86AEP
‡ _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design}
guidelines are available at www.ti.com/sc/package.
FUNCTION TABLE
(each gate)
INPUTS
A
B
OUTPUT
Y
L
L
L
L
H
H
H
L
H
H
H
L
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2004, Texas Instruments Incorporated
1