SN74LV8154_15 Datasheet, PDF (1/20 Pages) Texas Instruments – Dual 16-Bit Binary Counters With 3-State Output Registers

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74LV8154
SCLS589A – AUGUST 2004 – REVISED OCTOBER 2015
SN74LV8154 Dual 16-Bit Binary Counters With 3-State Output Registers
Check for Samples: SN74LV8154
1 Features
•1 Can Be Used as Two 16-Bit Counters or a Single
32-Bit Counter
• 8 bit counter read bus
• 2-V to 5.5-V V_CC Operation
• Maximum t_pd of 25 ns at 5 V (RCLK to Y)
• Typical V_OLP (Output Ground Bounce)
< 0.7 V at V_CC = 5 V, T_A = 25°C
• Typical V_OHV (Output V_OH Undershoot)
> 4.4 V at V_CC = 5 V, T_A = 25°C
• I_off Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 250 mA
Per JESD 17
• ESD Protection Exceeds JESD 22
– 2000-V Human Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
2 Applications
• Up Counters
• Dual Up Counters
3 Description
The SN74LV8154 device is a dual 16-bit binary
counter with 3-state output registers, designed for 2-V
to 5.5-V V_CC operation.
The counters have dedicated clock inputs. The
counters share a clocked storage register to sample
and save the counter contents. Both counters share
an asynchronous clear input. The 32-bit storage
register can be mapped on the output bus 8-bits at a
time. Four bus reads are needed to access the
contents of both stored counts. The two counters can
be chained by connecting CLKBEN to RCOA. All
clocks are positive edge triggered. All other inputs are
active low.
This device is fully specified for partial-power-down
applications using I_off. The I_off circuitry disables the
outputs, preventing damaging current backflow
through the device when it is powered down.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SN74LV8154N
PDIP (20)
6.50 mm x 4.40 mm
SN74LV8154PW TSSOP (20)
26.92 mm x 6.35 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
CCKB
CCKBEN
R R RR R R R RR R RR RR R R
16-Bit Counter B
RCLK
CCKA
CCLR
R RR RR RRR R RRR R RR R
16-Bit Counter A
GAL
GAU
GBL
GBU
4 to 1 Dec
4 to 1 Dec
4 to 1 Dec
4 to 1 Dec
4 to 1 Dec
4 to 1 Dec
4 to 1 Dec
4 to 1 Dec
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
RCOA
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.