SN74LV244A_15 Datasheet, PDF (1/30 Pages) Texas Instruments – Octal Buffers and Drivers

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
Reference
Design
SN74LV244A
SCLS383N – SEPTEMBER 1997 – REVISED OCTOBER 2015
SN74LV244A Octal Buffers and Drivers With 3-State Outputs
1 Features
•1 2-V to 5.5-V V_CC Operation
• Max t_pd of 6.5 ns at 5 V
• Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
• Typical V_OHV (Output V_OH Undershoot)
>2.3 V at V_CC = 3.3 V, T_A = 25°C
• Support Mixed-Mode Voltage Operation on All
Ports
• I_off Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 250-mA Per
JESD 17
• ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
2 Applications
• Servers and Network Switches
• LED Displays
• Telecom Infrastructure
• Motor-Drive Control Boards
3 Description
The SN74LV244A octal buffers and line drivers are
designed for 2-V to 5.5-V V_CC operation.
The SN74LV244A devices are designed specifically
to improve both performance and density of the 3-
state memory address drivers, clock drivers, and bus-
oriented receivers and transmitters. These devices
are organized as two 4-bit line drivers with separate
output-enable (OE) inputs.
Device Information
PART NUMBER PACKAGE (PIN)
BODY SIZE
SN74LV244ADGV TVSOP (20)
5.00 mm × 4.40 mm
SN74LV244ADW SOIC (20)
12.80 mm × 7.50 mm
SN74LV244ANS
SOP (20)
12.60 mm × 5.30 mm
SN74LV244APW TSSOP (20)
6.50 mm × 4.40 mm
SN74LV244ARGY VQFN (20)
4.50 mm × 3.50 mm
1
1OE
Logic Diagram (Positive Logic)
19
2OE
2
1A1
18
1Y1
11
2A1
9
2Y1
4
1A2
16
1Y2
13
2A2
7
2Y2
6
1A3
14
1Y3
15
2A3
5
2Y3
8
1A4
12
1Y4
17
2A4
3
2Y4
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.