English
Language : 

SN74ALVCH16863_09 Datasheet, PDF (1/13 Pages) Texas Instruments – 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16863
18-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES060B – DECEMBER 1995 – REVISED FEBRUARY 1999
D Member of the Texas Instruments
Widebus ™ Family
D EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
D ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
description
This 18-bit bus transceiver is designed for 1.65-V
to 3.6-V VCC operation.
The SN74ALVCH16863 is an 18-bit noninverting
transceiver designed for synchronous
communication between data buses. The
control-function implementation minimizes
external timing requirements.
The SN74ALVCH16863 can be used as two 9-bit
transceivers or one 18-bit transceiver. They allow
data transmission from the A bus to the B bus or
from the B bus to the A bus, depending on the logic
level at the output-enable (OEAB or OEBA)
inputs.
DGG OR DL PACKAGE
(TOP VIEW)
1OEAB 1
1B1 2
1B2 3
GND 4
1B3 5
1B4 6
VCC 7
1B5 8
1B6 9
1B7 10
GND 11
1B8 12
1B9 13
GND 14
GND 15
2B1 16
2B2 17
GND 18
2B3 19
2B4 20
2B5 21
VCC 22
2B6 23
2B7 24
GND 25
2B8 26
2B9 27
2OEAB 28
56 1OEBA
55 1A1
54 1A2
53 GND
52 1A3
51 1A4
50 VCC
49 1A5
48 1A6
47 1A7
46 GND
45 1A8
44 1A9
43 GND
42 GND
41 2A1
40 2A2
39 GND
38 2A3
37 2A4
36 2A5
35 VCC
34 2A6
33 2A7
32 GND
31 2A8
30 2A9
29 2OEBA
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16863 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each 9-bit section)
INPUTS
OEAB OEBA
OPERATION
H
L
B data to A bus
L
H
A data to B bus
H
H
Isolation
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1999, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1