SN65LVCP1414 Datasheet, PDF (1/26 Pages) Texas Instruments – 14.2-Gbps Quad Channel, Dual Mode Linear Equalizer

SN65LVCP1414
www.ti.com
SLLSEC5A – AUGUST 2012 – REVISED JANUARY 2014
14.2-Gbps Quad Channel, Dual Mode Linear Equalizer
Check for Samples: SN65LVCP1414
FEATURES
1
• Quad Channel, Uni-Directional, Multi-Rate,
Dual-Mode Linear Equalizer with Operation up
to 14.2Gbps Serial Data Rate for Backplane
and Cable Interconnects
• Linear Equalization Increases Link Margin for
Systems Implementing Decision Feedback
Equalizers (DFE)
• 17dB Analog Equalization at 7.1GHz with 1dB
Step Control for Backplane Mode or Cable
Mode
• Output Linear Dynamic Range: 1200mV
• Bandwidth: >20GHz – Typical
• Better than 15dB Return Loss at 7.1GHz
• Supports Out-of-Band (OOB) Signaling
• Low Power, Typically 80mW per Channel at
2.5V VCC
• 38-Terminal QFN (Quad Flatpack, No-Lead) 5
mm x 7 mm x 0.75 mm, 0.5 mm Terminal Pitch
• Excellent Impedance Matching to 100Ω
Differential PCB Transmission Lines
• GPIO or I²C Control
• 2.5V and 3.3V±5% Single Power Supply
• 2kV ESD (HBM)
• Flow-Through Pin-Out Provides Ease of
Routing
• Small Package Size Saves Board Space
• Low Power
DESCRIPTION
The SN65LVCP1414 is an asynchronous, protocol-
agnostic, low latency, four-channel linear equalizer
optimized for use up to 14.2Gbps and compensates
for losses in backplane or active cable applications.
The architecture of the SN65LVCP1414 is designed
to work with an ASIC or FPGA with digital
equalization employing Decision Feedback Equalizers
(DFE). The SN65LVCP1414 linear equalizer
preserves the shape of the transmitted signal
ensuring optimum DFE performance. The
SN65LVCP1414 provides a low power solution while
at the same time extending the effectiveness of DFE.
The SN65LVCP1414 is configurable via I²C or GPIO
interface. Using the I²C interface of the
SN65LVCP1414 enables the user to control
independently the Equalization, Path Gain, and
Output Dynamic Range for each individual channel.
In GPIO mode, Equalization, Path Gain, and Output
Dynamic Range can be set for all channels using the
GPIO Input pins.
The SN65LVCP1414 outputs can be disabled
independently via I²C.
The SN65LVCP1414 operates from a single 2.5V or
3.3V power supply.
The package for the SN65LVCP1414 is a 38 pin 5-
mm x 7-mm x 0.75-mm QFN (Quad Flat-pack No-
lead) lead-free package with 0.5mm pitch and is
characterized for operation from –40°C to 85°C.
APPLICATIONS
• High Speed Links in Telecommunication and
Data Communication
• Backplane and Cable Interconnects for 10GbE,
16GFC,10G SONET, SAS, SATA, CPRI, OBSAI,
Infiniband, 10GBase-KR, and XFI/SFI
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012–2014, Texas Instruments Incorporated