SN54HCT74_15 Datasheet, PDF (1/20 Pages) Texas Instruments – DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54HCT74, SN74HCT74
DUAL DĆTYPE POSITIVEĆEDGEĆTRIGGERED FLIPĆFLOPS
WITH CLEAR AND PRESET
SCLS169E − DECEMBER 1982 − REVISED APRIL 2004
D Operating Voltage Range of 4.5 V to 5.5 V
D Outputs Can Drive Up To 10 LSTTL Loads
D Low Power Consumption, 40-µA Max I_CC
D Typical t_pd = 17 ns
D ±4-mA Output Drive at 5 V
D Low Input Current of 1 µA Max
D Inputs Are TTL-Voltage Compatible
description/ordering information
The ’HCT74 devices contain two independent
D-type positive-edge-triggered flip-flops. A low
level at the preset (PRE) or clear (CLR) inputs sets
or resets the outputs, regardless of the levels of
the other inputs. When PRE and CLR are inactive
(high), data at the data (D) input meeting the setup
time requirements are transferred to the outputs
on the positive-going edge of the clock (CLK)
pulse. Clock triggering occurs at a voltage level
and is not directly related to the rise time of CLK.
Following the hold-time interval, data at the
D input may be changed without affecting the
levels at the outputs.
SN54HCT74 . . . J OR W PACKAGE
SN74HCT74 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)
1CLR 1
1D 2
1CLK ³
1PRE ⁴
1Q ⁵
1Q ⁶
GND ⁷
14 V_CC
13 2CLR
12 2D
11 2CLK
10 2PRE
9 _2Q
8 _2Q
SN54HCT74 . . . FK PACKAGE
(TOP VIEW)
1CLK
NC
1PRE
NC
1Q
3 2 1 20 19
4
18
5
17
6
16
7
15
8
14
9 10 11 12 13
2D
NC
2CLK
NC
2PRE
NC − No internal connection
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − N
Tube of 25
SN74HCT74N
SN74HCT74N
Tube of 50
SN74HCT74D
SOIC − D
Reel of 2500
Reel of 250
SN74HCT74DR
SN74HCT74DT
HCT74
−40°C to 85°C
SOP − NS
SSOP − DB
Reel of 2000
Reel of 2000
SN74HCT74NSR
SN74HCT74DBR
HCT74
HT74
Tube of 90
SN74HCT74PW
TSSOP − PW
Reel of 2000 SN74HCT74PWR
HT74
Reel of 250
SN74HCT74PWT
CDIP − J
Tube of 25
SNJ54HCT74J
SNJ54HCT74J
−55°C to 125°C CFP − W
Tube of 150
SNJ54HCT74W
SNJ54HCT74W
LCCC − FK
Tube of 55
SNJ54HCT74FK
SNJ54HCT74FK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are}
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2004, Texas Instruments Incorporated
1