SN54ALS21A_15 Datasheet, PDF (1/17 Pages) Texas Instruments – DUAL 4-INPUT POSITIVE-AND GATES

SN54ALS21A, SN54AS21, SN74ALS21A, SN74AS21
DUAL 4ĆINPUT POSITIVEĆAND GATES
• Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
These devices contain two independent 4-input
positive-AND gates. They perform the Boolean
functions Y = A • B • C • D or Y = A + B + C + D
in positive logic.
The SN54ALS21A and SN54AS21 are
characterized for operation over the full military
temperature range of − 55°C to 125°C. The
SN74ALS21A and SN74AS21 are characterized
for operation from 0°C to 70°C.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUT
A
B
C
D
Y
H
H
H
H
H
L
X
X
X
L
X
L
X
X
L
X
X
L
X
L
X
X
X
L
L
logic symbol^†
1
1A
&
2
1B
4
1C
5
1D
9
2A
10
2B
12
2C
13
2D
6
1Y
8
2Y
† _{This symbol is in accordance with ANSI/IEEE Std 91-1984 and}
IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
SDAS085B − APRIL 1982 − REVISED DECEMBER 1994
SN54ALS21A, SN54AS21 . . . J PACKAGE
SN74ALS21A, SN74AS21 . . . D OR N PACKAGE
(TOP VIEW)
1A 1
1B 2
NC 3
1C 4
1D 5
1Y 6
GND 7
14 V_CC
13 2D
12 2C
11 NC
10 2B
9 2A
8 2Y
SN54ALS21A, SN54AS21 . . . FK PACKAGE
(TOP VIEW)
3 2 1 20 19
NC 4
18 2C
NC 5
17 NC
1C 6
16 NC
NC 7
15 _NC
1D ⁸
14 _2B
9 10 11 12 13
NC − No internal connection
logic diagram (positive logic)
1A ¹
1B ²
1C ⁴
5
1D
2A ⁹
2B ¹⁰
2C ¹²
2D ¹³
6 _1Y
8 _2Y
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright  1994, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443