SN54ACT534_16 Datasheet, PDF (1/27 Pages) Texas Instruments – OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ACT534, SN74ACT534
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCAS556C – NOVEMBER 1995 – REVISED NOVEMBER 2002
D 4.5-V to 5.5-V V_CC Operation
D Inputs Accept Voltages to 5.5 V
D Max t_pd of 10.5 ns at 5 V
D Inputs Are TTL-Voltage Compatible
D 3-State Inverting Outputs Drive Bus Lines
Directly
D Full Parallel Access for Loading
description/ordering information
These octal edge-triggered D-type flip-flops
feature 3-state outputs designed specifically for
driving highly capacitive or relatively
low-impedance loads. The devices are
particularly suitable for implementing buffer
registers, I/O ports, bidirectional bus drivers, and
working registers.
SN54ACT534 . . . J OR W PACKAGE
SN74ACT534 . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
OE 1
1Q 2
1D 3
2D 4
2Q 5
3Q 6
3D 7
4D 8
4Q 9
GND 10
20 V_CC
19 8Q
18 8D
17 7D
16 7Q
15 6Q
14 6D
13 5D
12 5Q
11 CLK
SN54ACT534 . . . FK PACKAGE
(TOP VIEW)
On the positive transition of the clock (CLK) input,
the Q outputs are set to the complements of the
logic levels set up at the data (D) inputs.
A buffered output-enable (OE) input can be used
to place the eight outputs in either a normal logic
state (high or low logic levels) or the
high-impedance state. In the high-impedance
state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and
increased drive provide the capability to drive bus
lines without need for interface or pullup
components.
3 2 1 20 19
2D 4
18 8D
2Q 5
17 7D
3Q 6
16 7Q
3D 7
15 _6Q
4D ⁸
14 _6D
9 10 11 12 13
OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N
Tube
SN74ACT534N
SN74ACT534N
–40°C to 85°C
SOIC – DW
SOP – NS
Tube
Tape and reel
Tape and reel
SN74ACT534DW
SN74ACT534DWR
SN74ACT534NSR
ACT534
ACT534
SSOP – DB
Tape and reel SN74ACT534DBR
AD534
TSSOP – PW
Tape and reel SN74ACT534PWR
AD534
CDIP – J
–55°C to 125°C CFP – W
Tube
Tube
SNJ54ACT534J
SNJ54ACT534W
SNJ54ACT534J
SNJ54ACT534W
LCCC – FK
Tube
SNJ54ACT534FK
SNJ54ACT534FK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are}
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2002, Texas Instruments Incorporated
1