PCA9534_15 Datasheet, PDF (1/40 Pages) Texas Instruments – Interrupt Output and Configuration Registers

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
PCA9534
SCPS124G – SEPTEMBER 2006 – REVISED JUNE 2014
PCA9534 Remote 8-Bit I²C and SMBus Low-Power I/O Expander With Interrupt Output and
Configuration Registers
1 Features
•1 Low Standby Current Consumption of 1 μA Max
• I²C to Parallel Port Expander
• Open-Drain Active-Low Interrupt Output
• Operating Power-Supply Voltage Range of 2.3 V
to 5.5 V
• 5-V Tolerant I/O Ports
• 400-kHz Fast I²C Bus
• Three Hardware Address Pins Allow up to Eight
Devices on the I²C/SMBus
• Allows Up to 16 Devices on the I²C/SMBus When
Used in Conjunction with the PCA9534A
See Device Comparison Table for I²C Expander
offerings
• Input/Output Configuration Register
• Polarity Inversion Register
• Internal Power-On Reset
• Power-Up With All Channels Configured as Inputs
• No Glitch on Power Up
• Noise Filter on SCL/SDA Inputs
• Latched Outputs With High-Current Drive
Maximum Capability for Directly Driving LEDs
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
2 Description
This 8-bit I/O expander for the two-line bidirectional
bus (I²C) is designed for 2.3-V to 5.5-V V_CC
operation. It provides general-purpose remote I/O
expansion for most microcontroller families via the I²C
interface [serial clock (SCL), serial data (SDA)].
The PCA9534 consists of one 8-bit Configuration
(input or output selection), Input Port, Output Port,
and Polarity Inversion (active high or active low)
register. At power on, the I/Os are configured as
inputs. However, the system master can enable the
I/Os as either inputs or outputs by writing to the I/O
configuration bits. The data for each input or output is
kept in the corresponding Input or Output register.
The polarity of the Input Port register can be inverted
with the Polarity Inversion register. All registers can
be read by the system master.
The system master can reset the PCA9534 in the
event of a timeout or other improper operation by
utilizing the power-on reset feature, which puts the
registers in their default state and initializes the
I²C/SMBus state machine.
The PCA9534 open-drain interrupt (INT) output is
activated when any input state differs from its
corresponding input port register state and is used to
indicate to the system master that an input state has
changed.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SSOP (16)
6.20 mm × 5.30 mm
PCA9534
VQFN (16)
4.00 mm × 4.00 mm
QFN (16)
3.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
DB, DGV, DW, OR PW PACKAGE
(TOP VIEW)
RGV PACKAGE
(TOP VIEW)
RGT PACKAGE
(TOP VIEW)
A0 1
A1 2
A2 3
P0 4
P1 5
P2 6
P3 7
GND 8
16 _VCC
15 _SDA
14 _SCL
13 _INT
12 _P7
11 _P6
10 _P5
9 _P4
16 15 14 13
A2 1
12 SCL
P0 2
11 INT
P1 3
10 P7
P2 4
9 P6
567 8
16 15 14 13
A2 1
12 SCL
P0 2
11 INT
P1 3
10 P7
P2 4
9 P6
567 8
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.