English
Language : 

FPD87370_13 Datasheet, PDF (1/3 Pages) Texas Instruments – Low EMI, Low Dynamic Power VGA/XGA/WXGA TFT-LCD Timing Controller
OBSOLETE
FPD87370
www.ti.com
SNOSAG4B – NOVEMBER 2004 – REVISED APRIL 2013
FPD87370AXA Low EMI, Low Dynamic Power VGA/XGA/WXGA TFT-LCD Timing
Controller with Reduced Swing Differential Signaling (RSDS™) Outputs
Check for Samples: FPD87370
FEATURES
1
•2 Reduced Swing Differential Signalling
(RSDS™) Digital Bus Reduces Dynamic
Power, EMI and Bus Width from the Timing
Controller
• LVDS Single Pixel Input Interface System
• Input Clock Range from 25 MHz to 85 MHz
• Drives RSDS™ Column Drivers at 170 Mb/s
with an 85 MHz Clock (Max.)
• Virtual 8 Bit Color Depth in FRC/Dithering
Mode
• Single Narrow 9-Bit Differential Source Driver
Bus Minimizes Width of Source PCB
• Ability to Drive VGA, XGA and Wide XGA TFT-
LCD Systems
• Failure Detect Function in DE Mode (Bonding
Option)
• CMOS Circuitry Operates from a 3.0V–3.6V
Supply
DESCRIPTION
The FPD87370AXA is a timing controller that
combines an LVDS single pixel input interface with
TI's Reduced Swing Differential Signaling (RSDS™)
output driver interface for VGA, XGA and Wide XGA
resolutions. It resides on the TFT-LCD panel and
provides the data buffering and control signal
generation for VGA, XGA, and Wide XGA graphic
modes. The RSDS™ path to the column driver
contributes toward lowering radiated EMI and
reducing system dynamic power consumption.
This single RSDS™ bus conveys the 8-bit color data
for VGA, XGA, and Wide XGA panels at 170 Mb/s
when using VESA 60 Hz standard timing.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
System Diagram
Gray Scale
Reference
Gray Scale Voltage Reference BUS
Line Transfer Signal, Inversion Control
/9 + CLK, RSDSTM BUS
Start Pulse
Start Pulse
RSDS CD
A1
Integrated
LVDS
/2 Link 0
Receiver
An
/2 Link 1
FPD87370AXA
/2 Link 2
/2 LinkCLK
/2 Link 3
Panel
Timing
Controller
(optional
for 8-bit)
RSDS CD
RSDS CD
VGA 640 x 480
XGA 1024 x 768
WXGA 1280 x 768/800
TFT-LCD Array
RDSD CD
E1
VDD
Panel
GND
Power
En
Supply
Figure 1. Block Diagram of the LCD Module
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2004–2013, Texas Instruments Incorporated