DS92LV18_15 Datasheet, PDF (1/26 Pages) Texas Instruments – 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz

DS92LV18
www.ti.com
SNLS156E – SEPTEMBER 2003 – REVISED APRIL 2013
DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz
Check for Samples: DS92LV18
FEATURES
1
•2 15–66 MHz 18:1/1:18 Serializer/Deserializer
(2.376 Gbps Full Duplex Throughput)
• Independent Transmitter and Receiver
Operation with Separate Clock, Enable, and
Power Down Pins
• Hot Plug Protection (Power Up High
Impedance) and Synchronization (Receiver
Locks to Random Data)
• Wide ±5% Reference Clock Frequency
Tolerance for Easy System Design Using
Locally-Generated Clocks
• Line and Local Loopback Modes
• Robust BLVDS Serial Transmission Across
Backplanes and Cables for Low EMI
• No External Coding Required
• Internal PLL, No External PLL Components
Required
• Single +3.3V Power Supply
• Low Power: 90mA (typ) Transmitter, 100mA
(typ) at 66 MHz with PRBS-15 Pattern
• ±100 mV Receiver Input Threshold
• Loss of Lock Detection and Reporting Pin
• Industrial −40 to +85°C Temperature Range
• >2.0kV HBM ESD
• Compact, Standard 80-Pin LQFP Package
DESCRIPTION
The DS92LV18 Serializer/Deserializer (SERDES) pair
transparently translates a 18–bit parallel bus into a
BLVDS serial stream with embedded clock
information. This single serial stream simplifies
transferring a 18-bit, or less, bus over PCB traces
and cables by eliminating the skew problems
between parallel data and clock paths. It saves
system cost by narrowing data paths that in turn
reduce PCB layers, cable width, and connector size
and pins.
This SERDES pair includes built-in system and
device test capability. The line loopback feature
enables the user to check the integrity of the serial
data transmission paths of the transmitter and
receiver while deserializing the serial data to parallel
data at the receiver outputs. The local loopback
feature enables the user to check the integrity of the
transceiver from the local parallel-bus side.
The DS92LV18 incorporates modified BLVDS
signaling on the high-speed I/O. BLVDS provides a
low power and low noise environment for reliably
transferring data over a serial transmission path. The
equal and opposite currents through the differential
data path control EMI by coupling the resulting
fringing fields together.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2003–2013, Texas Instruments Incorporated