English
Language : 

DS25MB200_15 Datasheet, PDF (1/17 Pages) Texas Instruments – DS25MB200 Dual 2.5 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25MB200
www.ti.com
SNLS220G – MARCH 2006 – REVISED APRIL 2013
DS25MB200 Dual 2.5 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and
Receive Equalization
Check for Samples: DS25MB200
FEATURES
1
•2 0.6–2.5 Gbps Low Jitter Operation
• Fixed Input Equalization
• Programmable Output Pre-Emphasis
• Independent Switch and Line Side Pre-
Emphasis Controls
• Programmable Switch-Side Loopback Modes
• On-Chip Terminations
• HBM ESD Rating 6 kV on All Pins
• +3.3V Supply
• Lead-Less WQFN-48 Package (7mm x 7mm x
0.8mm, 0.5mm Pitch)
• -40°C to +85°C Operating Temperature Range
APPLICATIONS
• Backplane or Cable Driver
• Redundancy and Signal Conditioning
Applications
DESCRIPTION
The DS25MB200 is a dual signal conditioning 2:1
multiplexer and 1:2 fan-out buffer designed for use in
backplane redundancy applications. Signal
conditioning features include input equalization and
programmable output pre-emphasis that enable data
communication in FR4 backplanes up to 2.5 Gbps.
Each input stage has a fixed equalizer to reduce ISI
distortion from board traces. All output drivers have 4
selectable steps of pre-emphasis to compensate for
transmission losses from long FR4 backplanes and
reduce deterministic jitter. The pre-emphasis levels
can be independently controlled for the line-side and
switch-side drivers. The internal loopback paths from
switch-side input to switch-side output enable at-
speed system testing. All receiver inputs are internally
terminated with 100Ω differential terminating
resistors. All drivers are internally terminated with
50Ω to VCC.
Functional Block Diagram
Line Side
Switch Side
LO_0 ±
MUX_S0
PRE_L
LI_0 ±
EQ
Port 0
EQ
EQ
PRE_S
PRE_S
SIA_0 ±
SIB_0 ±
LB0A
SOA_0 ±
SOB_0 ±
LB0B
LO_1 ±
EQ
PRE_L
MUX_S1
EQ
Port 1
LI_1 ±
EQ
PreL_0
PreL_1
PreS_0
PreS_1
Pre-emphasis
Control
PRE_S
PRE_S
PRE_L
PRE_S
All CML inputs and outputs must be AC coupled for optimal performance.
SIA_1 ±
SIB_1 ±
LB1A
SOA_1 ±
SOB_1 ±
LB1B
VCC
GND
RSV
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2013, Texas Instruments Incorporated