DS25MB100_16 Datasheet, PDF (1/23 Pages) Texas Instruments – DS25MB100 2.5 Gbps 2:1/1:2 CML Mux/Buffer With Transmit Pre-Emphasis and Receive Equalization

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
DS25MB100
SNLS243H – SEPTEMBER 2006 – REVISED MARCH 2016
DS25MB100 2.5 Gbps 2:1/1:2 CML Mux/Buffer With Transmit Pre-Emphasis and Receive
Equalization
1 Features
•1 2:1 Multiplexer and 1:2 Buffer
• 0.25-Gbps to 2.5-Gbps Fully Differential Data
Paths
• Fixed Input Equalization
• Programmable Output Pre-Emphasis
• Independent Pre-Emphasis Controls
• Programmable Loopback Modes
• On-Chip Terminations
• ESD Rating of 6-kV HBM
• 3.3-V Supply
• Low power, 0.45 W Typical
• Lead-Less WQFN-36 Package
• −40°C to +85°C Operating Temperature Range
2 Applications
• Backplane Drivers or Cable Driver
• Redundancy and Signal Conditioning Applications
• CPRI/OBSAI
3 Description
The DS25MB100 device is a signal conditioning 2:1
multiplexer and 1:2 fan-out buffer designed for use in
backplane-redundancy or cable driving applications.
Signal conditioning features include continuous time
linear equalization (CTLE) and programmable output
pre-emphasis that enable data communication in FR4
backplane up to 2.5 Gbps. Each input stage has a
fixed equalizer to reduce ISI distortion from board
traces.
All output drivers have four selectable levels of pre-
emphasis to compensate for transmission losses from
long FR4 backplane or cable attenuation reducing
deterministic jitter. The pre-emphasis levels can be
independently controlled for the line-side and switch-
side drivers. The internal loopback paths from switch-
side input to switch-side output enable at-speed
system testing. All receiver inputs are internally
terminated with 100-Ω differential terminating
resistors. All driver outputs are internally terminated
with 50-Ω terminating resistors to V_CC.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
DS25MB100
WQFN (36)
6.00 mm × 6.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Block Diagram
Line Side
Switch Side
OUT+-
MUX
DE_L
EQ
IN0 +-
EQS
EQ
IN1 +-
LB0
IN +-
EQ
EQL
DE_S
DE_S
OUT0 +-
OUT1 +-
LB1
DEL _0
DEL_1
DES _ 0
DES_1
Pre- emphasis
Control
DE_L
DE _S
VCC
GND
RSV
All CML inputs and outputs must be AC coupled for optimal performance.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.