English
Language : 

DEM-TO263LDO_14 Datasheet, PDF (1/3 Pages) Texas Instruments – Circuit Schematic
DEM−TO263LDO
www.ti.com
SBVU004 − NOVEMBER 2003
DESCRIPTION
The Texas Instruments DEM−TO263LDO demonstration
module (DEM) helps designers evaluate the operation and
performance of Texas Instrument’s low-dropout regulators
(LDOs). This module is compatible with most positive out-
put LDOs offered in the 5-lead TO220 (KC) and TO263
(KTT) packages. (Note that the TO263 package is also
known as DDPAK.)
CIRCUIT
The schematic in Figure 1 illustrates all the possible
connections available on this DEM. Depending on the
LDO being evaluated, different components can be
omitted. Each model may only use some of the
components. The schematics in Figure 2 illustrate the
connections required to evaluate the two most-common
LDO pinouts in the TO220 and TO263 packages.
J2
1
2
J1
1
2
U1
1
5
R2/C2 2
4
R1/C1
3
R4/C4
J5
1
2
R6/C6
J4
1
2
J3
1
2
R3/C3
R5/C5
GND
J6
1
2
NOTE: All resistors shown in this schematic can be used as capacitors;
they must be configured by the user.
Figure 1. Circuit Schematic
COMPONENTS
This DEM is specifically designed to be assembled using
surface-mount devices with footprints ranging from 0603 to
1210. Additional holes have been provided to accommodate
leaded components. When selecting components, refer to
the product datasheet for specific guidelines.
J4
1
VIN
2
J5
1
EN
2
J6
1
GND
2
U1
5
1
4
2
R5/C5
3
GND
J1
R2/C2
VOUT
R3/C3 J2
1
2
FB
R1/C1
J3
1
2
GND
(a) Circuit Configuration, Pinout A
J2
1
VIN
2
J1
1
EN
2
J3
1
GND
2
U1
2
4
1
5
R1/C1
3
J5
R4/C4
VOUT
R6/C6 J4
1
2
FB
GND
R5/C5
J6
1
2
GND
(b) Circuit Configuration, Pinout B
Figure 2. Example Board Configurations for
Evaluating LDOs in the TO220 or TO263
packages.
BOARD LAYOUT
This DEM is a two-layer printed circuit board (PCB). The
LDO is grounded through pin 3 to the top ground plane.
The bottom layer of the PCB also provides extra pads
where additional surface-mount components can be
added in parallel to the top-side components. Figure 3
shows the top assembly layer for the PCB.
Figure 3. PCB Layout − Top Assembly
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this document.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright  2003, Texas Instruments Incorporated
www.ti.com