CD74HCT4515E Datasheet, PDF (1/10 Pages) Texas Instruments – 4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS

CD74HCT4514, CD74HCT4515
4ĆLINE TO 16ĆLINE DECODERS/DEMULTIPLEXERS
WITH INPUT LATCHES
SCHS314D − MAY 2002 − REVISED SEPTEMBER 2004
D 4.5-V to 5.5-V V_CC Operation
D Fanout (Over Temperature Range)
− Standard Outputs . . . 10 LSTTL Loads
− Bus-Driver Outputs . . . 15 LSTTL Loads
D Wide Operating Temperature Range of
−55°C to 125°C
D Balanced Propagation Delays and
Transition Times
D Significant Power Reduction Compared to
LSTTL Logic ICs
D HCT Types
− Direct LSTTL Input Logic Compatibility,
V_IL = 0.8 V (Max), V_IH = 2 V (Min)
− CMOS Input Compatibility,
I_I ≤ 1 µA at V_OL, V_OH
CD74HCT4514 . . . E PACKAGE
CD74HCT4515 . . . E OR EN PACKAGE
(TOP VIEW)
LE 1
A0 2
A1 3
Y7 4
Y6 ⁵
Y5 6
Y4 ⁷
Y3 ⁸
Y1 ⁹
Y2 ¹⁰
Y0 ¹¹
GND ¹²
24 V_CC
23 E
22 A3
21 A2
20 _Y10
19 Y11
18 _Y8
17 _Y9
16 _Y14
15 _Y15
14 _Y12
13 _Y13
description/ordering information
The CD74HCT4514 and CD74HCT4515 are high-speed silicon-gate devices consisting of a 4-bit strobed latch
and a 4-line to 16-line decoder. The selected output is enabled by a low on the enable (E) input. A high on E
inhibits selection of any output. Demultiplexing is accomplished by using E as the data input and the select inputs
(A0−A3) as addresses. E also serves as a chip select when these devices are cascaded.
When the latch enable (LE) is high, the output follows changes in the inputs (see decode function table). When
LE is low, the output is isolated from changes in the input and remains at the level (high for the ’4514, low for
the ’4515) it had before the latch was enabled.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − E Tube
−55°C to 125°C
CD74HCT4514E
CD74HCT4515E
CD74HCT4514E
CD74HCT4515E
PDIP − EN Tube
CD74HCT4515EN CD74HCT4515EN
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design}
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2004, Texas Instruments Incorporated
1