74ACT11174 Datasheet, PDF (1/6 Pages) Texas Instruments – HEX D-TYPE FLIP-FLOP WITH CLEAR

ą
• Inputs Are TTL-Voltage Compatible
• Applications Include: Buffer/Storage
Registers, Shift Registers, Pattern
Generators
• Fully-Buffered Outputs for Maximum
Isolation From External Disturbances
• Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin V_CC and GND Configurations
Minimize High-Speed Switching Noise
• EPICt (Enhanced-Performance Implanted
CMOS) 1-mm Process
• 500-mA Typical Latch-Up Immunity at 125°C
• Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
74ACT11174
HEX DĆTYPE FLIPĆFLOP WITH CLEAR
ą
SCAS145 − D3435, MARCH 1990 − REVISED APRIL 1993
DW OR N PACKAGE
(TOP VIEW)
1Q ₁
2Q ₂
3Q 3
GND 4
GND 5
GND 6
GND 7
4Q 8
5Q 9
6Q 10
20 ^CLR
19 ^1D
18 2D
17 3D
16 V_CC
15 V_CC
14 4D
13 5D
12 6D
11 CLK
description
This device contains six D-type flip-flops and is positive-edge-triggered with a direct clear input. Information at
the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the
clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time
of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect
at the output.
The 74ACT11174 is characterized for operation from − 40°C to 85°C.
FUNCTION TABLE
(each flip-flop)
INPUTS
CLR CLK D
OUTPUT
Q
L
X
X
L
H
↑
H
H
H
↑
L
L
H
L
X
Q0
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  1993, Texas Instruments Incorporated
2−1