74AC11273 Datasheet, PDF (1/7 Pages) Texas Instruments – OCTAL D-TYPE FLIP-FLOP WITH CLEAR

ą
• Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
• Flow-Through Architecture to Optimize
PCB Layout
• Multiple Center-Pin V_CC and GND
Configurations to Minimize High-Speed
Switching Noise
• EPICt (Enhanced-Performance Implanted
CMOS) 1-mm Process
• 500-mA Typical Latch-Up Immunity
at 125°C
• Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
74AC11273
OCTAL DĆTYPE FLIPĆFLOP
WITH CLEAR
SCAS497 − D3442, MARCH 1990 − REVISED APRIL 1993
DW OR NT PACKAGE
(TOP VIEW)
1Q ₁
2Q ₂
3Q 3
4Q 4
GND 5
GND 6
GND 7
GND 8
5Q 9
6Q 10
7Q 11
8Q ¹²
24 ^CLR
23 ^1D
22 2D
21 3D
20 4D
19 V_CC
18 V_CC
17 5D
16 6D
15 7D
14 8D
13 _CLK
description
These positive-edge-triggered flip-flops implement D-type flip-flop logic with a direct clear input.
Data at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going
edge of the clock pulse. When the clock input is at either the high or low level, the D input signal has no effect
at the output.
The 74AC11273 is characterized for operation from − 40°C to 85°C.
FUNCTION TABLE
INPUTS
CLR
CLK
OUTPUT
D
Q
L
X
X
L
H
↑
H
H
H
↑
L
L
H
L
X
Q0
logic symbol^†
CLR 24
CLK ¹³
G1
C1
1D ²³
1D
22
2D
3D ²¹
4D ²⁰
5D ¹⁷
16
6D
7D ¹⁵
14
8D
1 _1Q
2
2Q
3 _3Q
4 _4Q
9 _5Q
10
6Q
11 _7Q
12
8Q
† _{This symbol is in accordance with ANSI/IEEE Std 91-1984}
and IEC Publication 617-12.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77001
Copyright  1993, Texas Instruments Incorporated
2−1