TMS320DM335 Datasheet, PDF (91/156 Pages) Texas Instruments – Digital Media System-on-Chip (DMSoC)

www.ti.com
TMS320DM335
Digital Media System-on-Chip (DMSoC)
SPRS528 – JULY 2008
DMA Channels: Can be triggered by: " External events (for example, ASP TX Evt and RX Evt), " Software
writing a '1' to the given bit location, or channel, of the Event Set register, or, " Chaining to other DMAs.
QDMA: The Quick DMA (QDMA) function is contained within the CC. DM335 implements 8 QDMA
channels. Each QDMA channel has a selectable PaRAM entry used to specify the transfer. A QDMA
transfer is submitted immediately upon writing of the "trigger" parameter (as opposed to the occurrence of
an event as with EDMA). The QDMA parameter RAM may be written by any Config bus master through
the Config Bus and by DMAs through the Config Bus bridge.
QDMA Channels: Triggered by a configuration bus write to a designated 'QDMA trigger word'. QDMAs
allow a minimum number of linear writes (optimized for GEM IDMA feature) to be issued to the CC to
force a series of transfers to take place.
3.14.2.1 EDMA Channel Synchronization Events
The EDMA supports up to 64 EDMA channels which service peripheral devices and external memory.
Table 3-23 lists the source of EDMA synchronization events associated with each of the programmable
EDMA channels. For the DM335 device, the association of an event to a channel is fixed; each of the
EDMA channels has one specific event associated with it. These specific events are captured in the
EDMA event registers (ER, ERH) even if the events are disabled by the EDMA event enable registers
(EER, EERH). For more detailed information on the EDMA module and how EDMA events are enabled,
captured, processed, linked, chained, and cleared, etc., see the TMS320DM335 Digital Media
System-on-Chip (DMSoC) Enhanced Direct Memory Access (EDMA) Controller Reference Guide
(literature number SPRUFZ20).
EDMA
CHANNEL
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Table 3-23. DM335 EDMA Channel Synchronization Events⁽¹⁾⁽²⁾
EVENT NAME
TIMER3: TINT6
TIMER3 TINT7
ASP0: XEVT
ASP0: REVT
VPSS: EVT1
VPSS: EVT2
VPSS: EVT3
VPSS: EVT4
ASP1: XEVT or TIMER2:
TINT4
ASP1: REVT or TIMER2:
TINT5
SPI2: SPI2XEVT
SPI2: SPI2REVT
Reserved
Reserved
SPI1: SPI1XEVT
SPI1: SPI1REVT
SPI0: SPI0XEVT
SPI0: SPI0REVT
UART0: URXEVT0
EVENT DESCRIPTION
Timer 3 Interrupt (TINT6) Event
Timer 3 Interrupt (TINT7) Event
ASP0 Transmit Event
ASP0 Receive Event
VPSS Event 1
VPSS Event 2
VPSS Event 3
VPSS Event 4
ASP1 Transmit Event or Timer 2 interrupt (TINT4) Event
ASP1 Receive Event or Timer 2 interrupt (TINT5) Event
SPI2 Transmit Event
SPI2 Receive Event
SPI1 Transmit Event
SPI1 Receive Event
SP0I Transmit Event
SPI0 Receive Event
UART 0 Receive Event
(1) In addition to the events shown in this table, each of the 64 channels can also be synchronized with the transfer completion or
intermediate transfer completion events. For more detailed information on EDMA event-transfer chaining, see the TMS320DM335 Digital
Media System-on-Chip (DMSoC) Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRUFZ20).
(2) The total number of EDMA events in DM335 exceeds 64, which is the maximum value of the EDMA module. Therefore, several events
are multiplexed and you must use the register EDMA_EVTMUX in the System Control Module to select the event source for multiplexed
events. Refer to the TMS320DM335 Digital Media System-on-Chip (DMSoC) ARM Subsystem Reference Guide (literature number
SPRUFX7) for more information on the System Control Module register EDMA_EVTMUX.
Submit Documentation Feedback
Detailed Device Description
91