SM320DM355-EP Datasheet, PDF (81/156 Pages) Texas Instruments – Digital Media System-on-Chip(DMSoC)

www.ti.com
Type
Module Reset
SM320DM355-EP
Digital Media System-on-Chip (DMSoC)
SPRS575 – JULY 2009
Table 3-18. Reset Types (continued)
Initiator
ARM software
Effect
Resets a specific module. Allows the ARM to
independently reset any module. Module reset is
intended as a debug tool not as a tool to use in
production.
3.11 Default Device Configurations
After POR, warm reset, and max reset, the chip is in its default configuration. This section highlights the
default configurations associated with PLLs, clocks, ARM boot mode, and AEMIF.
NOTE
Default configuration is the configuration immediately after POR, warm reset, and max
reset and just before the boot process begins. The boot ROM updates the configuration.
See Section 3.12 for more information on the boot process.
3.11.1 Device Configuration Pins
The device configuration pins are described in Table 3-19. The device configuration pins are latched at
reset and allow you to configure all of the following options at reset:
• ARM Boot Mode
• Asynchronous EMIF pin configuration
These pins are described further in the following sections.
NOTE
The device configuration pins are multiplexed with AEMIF pins. After the device
configuration pins are sampled at reset, they automatically change to function as AEMIF
pins. Pin multiplexing is described in Section 3.8.
Table 3-19. Device Configuration
Device
Configuration Input
Function
BTSEL[1:0]
Selects ARM boot mode
00 = Boot from ROM (NAND)
01 = Boot from AEMIF
10 = Boot from ROM
(MMC/SD or USB)
11 = Boot from ROM (UART)
AECFG[3:0]
Selects AEMIF pin
configuration
Sampled
Pin
EM_A[13:12]
EM_A[11:8]
Default Setting (by
internal
pull-up/
pull-down)
Device Configuration Affected
00
(NAND)
If any ROM boot mode is selected, GIO61
is used to indicated boot status.
If NAND boot is selected, CE0 is used for
NAND. Use AECFG[3:0] to configure
AEMIF pins for NAND.
If AEMIF boot is selected, CE0 is used for
AEMIF device (OneNAND, ROM). Use
AECFG[3:0] to configure AEMIF pins for
NAND.
If MMC/SD boot is selected, MMC/SD0 is
used.
1101
(NAND)
Selects the AEMIF pin configuration. Refer
to pin-muxing information in Section 3.9.1.
Note that AECFG[3:0] affects both AEMIF
(BTSEL[1:0]=01) and NAND
(BTSEL[1:0]=00) boot modes.
Submit Documentation Feedback
Detailed Device Description
81