English
Language : 

TAS5504A Datasheet, PDF (74/97 Pages) Texas Instruments – 4-Channel Digital Audio PWM Processor
TAS5504A
4-Channel Digital Audio PWM Processor
SLES169 – FEBRUARY 2006
www.ti.com
6.10 Automute PWM Threshold and Back-End Reset Period (0x15)
For more information on how to use this regiater, see Automute and Mute Channel Controls,
Section 1.4.9.1.
Table 6-10. Automute PWM Threshold and Back-End Reset Period
D7 D6 D5 D4 D3 D2 D1 D0
FUNCTION
0
0
0
0
–
–
–
– Set PWM automute threshold equals input automute threshold
0
0
0
1
–
–
–
– Set PWM automute threshold 1 bit more than input automute threshold
0
0
1
0
–
–
–
– Set PWM automute threshold 2 bits more than input automute threshold
0
0
1
1
–
–
–
– Set PWM automute threshold 3 bits more than input automute threshold
0
1
0
0
–
–
–
– Set PWM automute threshold 4 bits more than input automute threshold
0
1
0
1
–
–
–
– Set PWM automute threshold 5 bits more than input automute threshold
0
1
1
0
–
–
–
– Set PWM automute threshold 6 bits more than input automute threshold
0
1
1
1
–
–
–
– Set PWM automute threshold 7 bits more than input automute threshold
1
0
0
0
–
–
–
– Set PWM automute threshold equals input automute threshold
1
0
0
1
–
–
–
– Set PWM automute threshold 1 bit less than input automute threshold
1
0
1
0
–
–
–
– Set PWM automute threshold 2 bits less than input automute threshold
1
0
1
1
–
–
–
– Set PWM automute threshold 3 bits less than input automute threshold
1
1
0
0
–
–
–
– Set PWM automute threshold 4 bits less than input automute threshold
1
1
0
1
Set PWM automute threshold 5 bits less than input automute threshold
1
1
1
0
Set PWM automute threshold 6 bits less than input automute threshold
1
1
1
1
Set PWM automute threshold 7 bits less than input automute threshold
–
–
–
–
0
0
0
0 Set back-end reset period < 1 ms
–
–
–
–
0
0
0
1 Set back-end reset period 1 ms
–
–
–
–
0
0
1
0 Set back-end reset period 2 ms
–
–
–
–
0
0
1
1 Set back-end reset period 3 ms
–
–
–
–
0
1
0
0 Set back-end reset period 4 ms
–
–
–
–
0
1
0
1 Set back-end reset period 5 ms
–
–
–
–
0
1
1
0 Set back-end reset period 6 ms
–
–
–
–
0
1
1
1 Set back-end reset period 7 ms
–
–
–
–
1
0
0
0 Set back-end reset period 8 ms
–
–
–
–
1
0
0
1 Set back-end reset period 9 ms
–
–
–
–
1
0
1
0 Set back-end reset period 10 ms
–
–
–
–
1
0
1
1 Set back-end reset period 10 ms
–
–
–
–
1
1
X
X Set back-end reset period 10 ms
74
Serial Control Interface Register Definitions