BQ20Z40-R1 Datasheet, PDF (6/16 Pages) Texas Instruments – SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK™ TECHNOLOGY FOR USE WITH THE bq29330

bq20z40-R1
SLUS993 – DECEMBER 2009
DATA FLASH MEMORY CHARACTERISTICS (continued)
V_CC = 2.4 V to 2.6 V, T_A = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Flash programming write-cycles
See ⁽¹⁾
t_(WORDPROG) Word programming time
I_(DDdPROG) Flash-write supply current
See ⁽¹⁾
See ⁽¹⁾
www.ti.com
MIN
20,000
TYP MAX UNIT
Cycles
2 ms
5
10 mA
SMBus TIMING SPECIFICATIONS
V_CC = 2.4 V to 2.6 V, T_A = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
f_SMB
f_MAS
t_BUF
t_HD:STA
t_SU:STA
t_SU:STO
t_HD:DAT
SMBus operating frequency
SMBus master clock frequency
Bus free time between start and stop
Hold time after (repeated) start
Repeated start setup time
Stop setup time
Data hold time
Slave mode, SMBC 50% duty cycle
Master mode, no clock low slave extend
Receive mode
Transmit mode
10
51.2
4.7
4
4.7
4
0
300
100
kHz
μs
ns
t_SU:DAT
Data setup time
250
t_TIMEOUT Error signal/detect
See ⁽¹⁾
25
t_LOW
Clock low period
4.7
t_HIGH
Clock high period
See ⁽²⁾
4
t_LOW:SEXT Cumulative clock low slave extend time
See ⁽³⁾
t_LOW:MEXT Cumulative clock low master extend time
See ⁽⁴⁾
t_F
Clock/data fall time
(V_ILMAX – 0.15 V) to (V_IHMIN + 0.15 V)
t_R
Clock/data rise time
0.9 V_CC to (V_ILMAX – 0.15 V)
35 ms
μs
50
25
ms
10
300
ns
1000
(1) The bq20z40-R1 times out when any clock low exceeds t_TIMEOUT.
(2) t_HIGH:MAX. is minimum bus idle time. SMBC = 1 for t > 50 μs causes reset of any transaction involving the bq20z40-R1 that is in
progress.
(3) t_LOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4) t_LOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
6
Submit Documentation Feedback
Product Folder Link(s) :bq20z40-R1
Copyright © 2009, Texas Instruments Incorporated