RM48L950 Datasheet, PDF (58/157 Pages) Texas Instruments – RM48Lx50 16/32-Bit RISC Flash Microcontroller

RM48L950
RM48L750
RM48L550
SPNS174 – SEPTEMBER 2011
www.ti.com
4.5.6.1 Application Sequence for CPU Self-Test
1. Configure clock domain frequencies.
2. Select number of test intervals to be run.
3. Configure the timeout period for the self-test run.
4. Enable self-test.
5. Wait for CPU reset.
6. In the reset handler, read CPU self-test status to identify any failures.
7. Retrieve CPU state if required.
For more information see the RM48x Technical Reference Manual (SPNU481).
4.5.6.2 CPU Self-Test Clock Configuration
The maximum clock rate for the self-test is 100MHz. The STCCLK is divided down from the CPU clock.
This divider is configured by the STCCLKDIV register at address 0xFFFFE108.
For more information see the RM48x Technical Reference Manual (SPNU481).
4.5.6.3 CPU Self-Test Coverage
Table 4-7 shows CPU test coverage achieved for each self-test interval. It also lists the cumulative test
cycles. The test time can be calculated by multiplying the number of test cycles with the STC clock period.
INTERVALS
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Table 4-7. CPU Self-Test Coverage
TEST COVERAGE, %
0
62.13
70.09
74.49
77.28
79.28
80.90
82.02
83.10
84.08
84.87
85.59
86.11
86.67
87.16
87.61
87.98
88.38
88.69
88.98
89.28
89.50
89.76
90.01
90.21
TEST CYCLES
0
1365
2730
4095
5460
6825
8190
9555
10920
12285
13650
15015
16380
17745
19110
20475
21840
23205
24570
25935
27300
28665
30030
31395
32760
58
System Information and Electrical Specifications
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: RM48L950 RM48L750 RM48L550