English
Language : 

DRV604 Datasheet, PDF (5/21 Pages) Texas Instruments – DirectPath™ 2Vrms Line Driver and HP Amp With Adjustable Gain
www.ti.com
DRV604
SLOS659 – JANUARY 2010
ELECTRICAL CHARACTERISTICS
PVDD_LD = PVDD_HP = 3.3 V, RLD = 5 kΩ, RHP = 32 Ω, RFB = 20 kΩ, RIN = 10 kΩ, TA = 25°C, Charge pump: CCP_LD =
CCP_HP = 1.0 µF (unless otherwise noted)
PARAMETER
TEST CONDITIONS
DRV604
UNIT
MIN TYP MAX
|Vos|
PSRR
Output offset voltage
Power supply rejection ratio
PVDD = 3.3 V
70
80
1 mV
dB
VOH
VOL
Vuvp_on
Vuvp_hysteresis
High level output voltage
Low level output voltage
PVDD, undervoltage detection
PVDD, undervoltage detection,
hysteresis
PVDD = 3.3 V
PVDD = 3.3 V
Internal under-voltage detection.
3.1
V
–3.05 V
2.8 V
200
mV
Vuvp
External undervoltage detection
IHys
External undervoltage detection
hysteresis current
1.25
V
5
µA
Fcp
Charge pump switching frequency
260
700 kHz
|IIH|
High level input current
PVDD = 3.3 V, VIH = PVDD, EN_HP, EN_LD
1 µA
|IIL|
low level input current
PVDD = 3.3 V, VIL = 0 V, EN_HP, EN_LD
1 µA
Supply current, no load
PVDD, EN_LD, EN_HP = 3.3 V
15
25
35
I(PVDD)
Supply current, line driver, no load PVDD, EN_LD = 3.3 V, EN_HP = GND
Supply current, headphone, no load PVDD, EN_LD = GND, EN_HP = 3.3 V
12
13
mA
Supply current, disabled
PVDD = 3.3 V, EN_LD, EN_HP = GND,
Ex_UVP = GND
2.5
5
Tsd
Thermal shutdown
Thermal shutdown hysteresis
150
°C
15
°C
ELECTRICAL CHARACTERISTICS, LINE DRIVER
PVDD_LD = PVDD_HP = 3.3 V, Rload = 5 kΩ, RFB = 20 kΩ, RIN = 10 kΩ, TA = 25°C, Charge pump: CCP_LD = CCP_HP = 1.0 µF
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
DRV604
UNIT
MIN
TYP MAX
VO
THD+N
SNR
Output voltage, outputs in phase
Total harmonic distortion plus noise
Signal-to-noise ratio
1% THD+N, f = 1 kHz, 10 kΩ load
f = 1 kHz, 10 kΩ load, VO = 2 Vrms
A-weighted, AES17 filter, 2 Vrms ref
2.1
0.001%
109
Vrms
dB
DNR
Dynamic range
A-weighted, AES17 filter, 2 Vrms ref
109
dB
Vn
Noise voltage
Slew rate
A-weighted, AES17 filter
7
uV
4.5
V/µS
GBW
Unity gain bandwidth
8
MHz
Vincm_pos
Vincm_neg
Ilimit
Crosstalk – Line L-R & R-L
Positive common-mode input voltage
Negative common-mode input voltage
Current limit
Maximum capacitive load
10 kΩ load, VO = 2 Vrms
PVDD = 3.3 V
-100
dB
+2.0
V
-3.0
V
60
mA
220
pF
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :DRV604
Submit Documentation Feedback
5