DBB03 Datasheet, PDF (5/8 Pages) Texas Instruments – Baseband ASIC for Dolphin Chipset

www.ti.com
DBB03
Baseband ASIC for Dolphin Chipset
SWRS027B – DECEMBER 2004 – REVISED MARCH 2005
DEVICE INFORMATION (continued)
TERMINAL FUNCTIONS (continued)
TERMINAL
NAME
NO.
P2.7/TA0
27
P3.0/STE0
28
P3.1/SIMO0
29
P3.2/SOMI0
30
P3.3/UCLK0
31
P3.4/UTXD0
32
P3.5/URXD0
33
P3.6
34
P3.7
35
P4.0/TB0
36
P4.1/TB1
37
P4.2/TB2
38
P4.3
39
P4.4
40
P4.5
41
P4.6
42
P4.7/TBCLK
43
P5.0
44
P5.1
45
P5.2
46
P5.3
47
P5.4/MCLK
48
P5.5/SMCLK
49
P5.6/ACLK
50
P5.7/TBOUT
H
51
P6.0
59
P6.1
60
P6.2
61
P6.3
2
P6.4
3
P6.5
4
P6.6
5
P6.7
6
RST/NMI
58
TCK
57
TDI/TCLK
55
TDO/TDI
TMS
NC
XIN
XOUT
XT2IN
XT2OUT
54
56
7, 10, 11
8
9
53
52
I/O
DESCRIPTION
I/O
General-purpose digital I/O pin/Timer_A, compare: Out0 output
I/O
General-purpose digital I/O pin/slave transmit enable - USART0/SPI mode
I/O
General-purpose digital I/O pin/slave in/master out of USART0/SPI mode
I/O
General-purpose digital I/O pin/slave out/master in of USART0/SPI mode
I/O
General-purpose digital I/O pin/external clock input - USART0/UART or SPI mode, clock
output - USART0/SPI mode
I/O
General-purpose digital I/O pin/transmit data out - USART0/UART mode
I/O
General-purpose digital I/O pin/receive data in - USART0/UART mode
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin/Timer_B, capture: CCI0A/B input, compare: Out0 output
I/O
General-purpose digital I/O pin/Timer_B, capture: CCI1A/B input, compare: Out1 output
I/O
General-purpose digital I/O pin/Timer_B, capture: CCI2A/B input, compare: Out2 output
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin/Timer_B, clock signal TBCLK input
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin/main system clock MCLK output
I/O
General-purpose digital I/O pin/submain system clock SMCLK output
I/O
General-purpose digital I/O pin/auxiliary clock ACLK output
I/O
General-purpose digital I/O pin/switch all PWM digital output ports to high impedance -
Timer_B7 TB0 to TB2
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I/O
General-purpose digital I/O pin
I
Reset input, nonmaskable interrupt input port
I
Test clock. TCK is the clock input port for device programming test.
I
Test data input or test clock input. TDI is used as a data input port. The device protection
fuse is connected to TDI.
I/O
Test data output port. TDO/TDI data output
I
Test mode select. TMS is used as an input port for device test.
No internal connection
I
Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
O
Output terminal of crystal oscillator XT1
I
Input port for crystal oscillator XT2. Only standard crystals can be connected.
O
Output terminal of crystal oscillator XT2
5