English
Language : 

TSB41LV03A Datasheet, PDF (48/50 Pages) Texas Instruments – IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV03A, TSB41LV03AI
IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
SLLS364A – JULY 1999 – REVISED MAY 2000
PRINCIPLES OF OPERATION
interface reset and disable (continued)
The sequence of events for initialization of the PHY-LLC interface when the interface is in the non-differentiated
mode of operation (ISO terminal is high) is as follows:
D LPS reasserted. After the interface has been in the reset or disabled state for at least the minimum
TRESTORE time, the LLC causes the interface to be initialized and restored to normal operation by
reasserting the LPS signal. (In the above diagram, the interface is shown in the disabled state with SYSCLK
low inactive. However, the interface initialization sequence described here is also executed if the interface
is merely reset but not yet disabled. )
D SYSCLK activated. If the interface is disabled, the PHY re-activates its SYSCLK output when it detects that
LPS has been reasserted. If the PHY has entered a low-power state, it will take between 5.3 to 7.3 ms for
SYSCLK to be restored; if the PHY is not in a low-power state, SYSCLK will be restored within 60 ns. The
SYSCLK output is a 50% duty cycle square wave with a frequency of 49.152 MHz ±100 ppm (period of
20.345 ns). During the first seven cycles of SYSCLK, the PHY continues to drive the CTL and D terminals
low. The LLC is also required to drive its CTL and D outputs low for one of the first six cycles of SYSCLK
but to otherwise place its CTL and D outputs in a high-impedance state. The LLC continues to drive its LREQ
output low during this time.
D Receive indicated. Upon the eighth SYSCLK cycle following reassertion of LPS, the PHY asserts the
Receive state on the CTL lines and the data-on indication (all ones) on the D lines for one or more cycles.
D Initialization complete. The PHY asserts the Idle state on the CTL lines and logic 0 on the D lines. This
indicates that the PHY-LLC interface initialization is complete and normal operation may commence. The
PHY will now accept requests from the LLC via the LREQ line.
48
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265