English
Language : 

TAS5708 Datasheet, PDF (46/56 Pages) Texas Instruments – 20-W STEREO DIGITAL AUDIO POWER AMPLIFIER WITH EQ/DRC and FEEDBACK
TAS5708
SLOS570 – DECEMBER 2008 ........................................................................................................................................................................................... www.ti.com
OSCILLATOR TRIM REGISTER (0x1B)
The TAS5708 PWM processor contains an internal oscillator to support autodetect of I2S clock rates. This
reduces system cost because an external reference is not required. Currently, TI recommends a reference
resistor value of 18.2 kΩ (1%). This should be connected between OSC_RES and DVSSO.
Writing 0X00 to reg 0X1B enables the trim that was programmed at the factory.
Note that trim must always be run following reset of the device.
D7 D6 D5 D4 D3 D2
1 – ––– –
– 0 ––– –
– 1 ––– –
– – 000 0
– – ––– –
– – ––– –
– – ––– –
(1) Default values are in bold.
Table 16. Oscillator Trim Register (0x1B)
D1 D0
FUNCTION
–
– Reserved (1)
–
– Oscillator trim not done (read-only) (1)
–
– Oscillator trim done (read only)
–
– Reserved (1)
0
– Select factory trim (Write a 0 to select factory trim; default is 1.)
1
– Factory trim disabled (1)
–
0 Reserved (1)
BKND_ERR REGISTER (0x1C)
When a back-end error signal is received from the internal power stage, the power stage is reset stopping all
PWM activity. Subsequently, the modulator waits approximately for the time listed in Table 17 before attempting
to re-start the power stage.
Table 17. BKND_ERR Register (0x1C)(1)
D7 D6 D5 D4 D3 D2 D1 D0
FUNCTION
00000 0
0
X Reserved
––––0 0
1
0 Set back-end reset period to 299 ms (2)
––––0 0
1
1 Set back-end reset period to 449 ms
––––0 1
0
0 Set back-end reset period to 598 ms
––––0 1
0
1 Set back-end reset period to 748 ms
––––0 1
1
0 Set back-end reset period to 898 ms
––––0 1
1
1 Set back-end reset period to 1047 ms
––––1 0
0
0 Set back-end reset period to 1197 ms
––––1 0
0
1 Set back-end reset period to 1346 ms
––––1 0
1
X Set back-end reset period to 1496 ms
– – – – 1 1 X X Set back-end reset period to 1496 ms
(1) This register can be written only with a "non-Reserved" value. Also this register can be written once after the reset.
(2) Default values are in bold.
46
Submit Documentation Feedback
Product Folder Link(s): TAS5708
Copyright © 2008, Texas Instruments Incorporated