TMS320VC5416 Datasheet, PDF (45/98 Pages) Texas Instruments – TMS320VC5416 Fixed-Point Digital Signal Processor

www.ti.com
TMS320VC5416
Fixed-Point Digital Signal Processor
SPRS095O – MARCH 1999 – REVISED JANUARY 2005
Table 3-14. Device ID Register (CSIDR) Bits
BIT
15-8
7-4
3-0
FUNCTION
Chip ID (hex code of 16)
Chip revision ID
Subsystem ID (0000b for single core devices)
3.15 Memory-Mapped Registers
The device has 27 memory-mapped CPU registers, which are mapped in data memory space address 0h
to 1Fh. Each device also has a set of memory-mapped registers associated with peripherals. Table 3-15
gives a list of CPU memory-mapped registers (MMRs) available. Table 3-16 shows additional peripheral
MMRs associated with the device.
NAME
IMR
IFR
—
ST0
ST1
AL
AH
AG
BL
BH
BG
TREG
TRN
AR0
AR1
AR2
AR3
AR4
AR5
AR6
AR7
SP
BK
BRC
RSA
REA
PMST
XPC
—
Table 3-15. CPU Memory-Mapped Registers
DEC
0
1
2-5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
ADDRESS
HEX
0
1
2-5
6
7
8
9
A
B
C
D
E
F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
DESCRIPTION
Interrupt mask register
Interrupt flag register
Reserved for testing
Status register 0
Status register 1
Accumulator A low word (15-0)
Accumulator A high word (31-16)
Accumulator A guard bits (39-32)
Accumulator B low word (15-0)
Accumulator B high word (31-16)
Accumulator B guard bits (39-32)
Temporary register
Transition register
Auxiliary register 0
Auxiliary register 1
Auxiliary register 2
Auxiliary register 3
Auxiliary register 4
Auxiliary register 5
Auxiliary register 6
Auxiliary register 7
Stack pointer register
Circular buffer size register
Block repeat counter
Block repeat start address
Block repeat end address
Processor mode status (PMST) register
Extended program page register
Reserved
Functional Overview
45