|
SN74LVC2G74-Q1 Datasheet, PDF (4/10 Pages) Texas Instruments – SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET | |||
|
◁ |
SN74LVC2G74-Q1
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCES563B â MARCH 2004 â REVISED AUGUST 2006
Recommended Operating Conditions(1)
www.ti.com
VCC
Supply voltage
VIH
High-level input voltage
VIL
Low-level input voltage
VI
Input voltage
VO
Output voltage
IOH
High-level output current
IOL
Low-level output current
ât/âv Input transition rise or fall rate
TA
Operating free-air temperature
Operating
Data retention only
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3 V to 3.6 V
VCC = 4.5 V to 5.5 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3 V to 3.6 V
VCC = 4.5 V to 5.5 V
VCC = 1.65 V
VCC = 2.3 V
VCC = 3 V
VCC = 4.5 V
VCC = 1.65 V
VCC = 2.3 V
VCC = 3 V
VCC = 4.5 V
VCC = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V
VCC = 3.3 V ± 0.3 V
VCC = 5 V ± 0.5 V
MIN
1.65
1.5
0.65 Ã VCC
1.7
2
0.7 Ã VCC
0
0
40
MAX
5.5
0.35 Ã VCC
0.7
0.8
0.3 Ã VCC
5.5
VCC
â4
â8
â16
â24
â24
4
8
16
24
24
20
10
5
125
UNIT
V
V
V
V
V
mA
mA
ns/V
°C
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
4
Submit Documentation Feedback
|
▷ |