ADS6445_09 Datasheet, PDF (39/80 Pages) Texas Instruments – QUAD CHANNEL, 14-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS OUTPUTS

www.ti.com
ADS6445, ADS6444
ADS6443, ADS6442
SLAS531B – MAY 2007 – REVISED DECEMBER 2009
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V_PP differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT
(unless otherwise noted)
SFDR vs INPUT FREQUENCY
SNR vs INPUT FREQUENCY
96
76
94
75
92
74
90
73
Gain = 0 dB
88
Gain = 3.5 dB
72
86
71
84
70
Gain = 3.5 dB
82
Gain = 0 dB
69
80
68
78
67
76
0
50
100
150
200
250
66
0
50
100
150
200
250
f_IN − Input Frequency − MHz
G041
f_IN − Input Frequency − MHz
G042
Figure 46.
Figure 47.
SFDR vs INPUT FREQUENCY ACROSS GAINS
94
Input adjusted to get −1dBFS input
92
4 dB
90
5 dB
3 dB
88
86
84
82
80
78
76
10
6 dB
30 50
2 dB
1 dB
0 dB
70 90 110 130 150 170 190 210 230
f_IN − Input Frequency − MHz
G043
Figure 48.
SINAD vs INPUT FREQUENCY ACROSS GAINS
75
74
2 dB
73
1 dB
72
3 dB 3.5 dB
71
0 dB
70
69
68
67
66
65
20
4 dB
40 60
5 dB
6 dB
80 100 120 140 160 180 200 220
f_IN − Input Frequency − MHz
G044
Figure 49.
PERFORMANCE vs AVDD
94
f_IN = 50.1 MHz
92 ^{LVDD = 3.3 V}
90
SFDR
88
86
84
SNR
82
3.0
3.1
3.2
3.3
3.4
3.5
AV_DD − Supply Voltage − V
Figure 50.
78
77
76
75
74
73
72
3.6
G045
PERFORMANCE vs LVDD
92
f_IN = 50.1 MHz
91 ^{AVDD = 3.3 V}
SNR
90
89
88
SFDR
87
86
3.0
3.1
3.2
3.3
3.4
3.5
LV_DD − Supply Voltage − V
Figure 51.
76
75
74
73
72
71
70
3.6
G046
Copyright © 2007–2009, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Link(s): ADS6445, ADS6444 ADS6443, ADS6442