English
Language : 

UCC2897A_15 Datasheet, PDF (32/46 Pages) Texas Instruments – Advanced Current-Mode Active-Clamp PWM Controller
UCC2897A
SLUS829E – AUGUST 2008 – REVISED APRIL 2015
www.ti.com
9.2.2.6 Current Sense and Slope Compensation
The UCC2897A offers onboard user-programmable slope-compensation. The programming of the correct
amount of slope compensation is accomplished by the appropriate selection of two external resistors, RF and
RSLOPE.
First, the current-sense filter-resistor value (RF) must be calculated based on the desired filtering of the current-
sense signal. The filter consists of two components, CF and RF. The CF filter capacitor is connected between the
CS pin and the GND pin. While the value of CF is selected freely as the first step of the filter design, the value of
CF is minimized to avoid filtering the slope compensation current exiting the CS pin. The recommended range for
the filter capacitance is between 50 pF and 270 pF. The value of the filter resistor is calculated from the filter
capacitance and the desired filter corner frequency fF.
1
RF = 2p ´ fF ´ CF
(26)
After RF is defined, RSLOPE is calculated. The amount of slope compensation is defined by the stability
requirements of the inner-peak current-loop of the control algorithm and is measured by the number m. When the
slope of the applied compensation ramp equals the down-slope of the output-inductor current waveform reflected
across the primary-side current-sense resistor (dVL / dt), m = 1. The minimum value of m is 0.5 to prevent
current-loop instability. The best current-mode performance is achieved around m = 1. The increase of m moves
the control closer to the voltage-mode control operation.
In the UCC2897A controllers, slope compensation is implemented by sourcing a linearly-increasing current at the
CS pin. When this current passes through the current-sense filter resistor (RF), the current converts to a slope-
compensation ramp which is characterized by (dVS / dt). The (dVS / dt) of the slope-compensation current is
defined by RSLOPE according to Equation 27.
dlS
5´2 V
dt = tON ´ RSLOPE
where
• 2 V is the peak-to-peak ramp amplitude of the internal oscillator waveform
• 5 is the multiplication factor of the internal current mirror
(27)
The voltage equivalent of the compensation ramp (dVS / dt) is obtained easily by multiplying with RF. After
introducing the application specific m and (dVL / dt) values, Equation 28 is rearranged for RSLOPE.
RSLOPE
=
5 ´ 2 V ´ RF
tON
´
m´
æ
çè
dVL
dt
ö
÷ø
(28)
+VIN
Bootstrap
Bias
CBIAS
VIN
VDD
AUX
UCC2897A
OUT
CS
--VIN
GND FB
CCLAMP
Drive
QAUX
Connection
CIN
QMAIN
Synchronous
Rectifier
Control
ROT
RCS
Secondary--Side
Error Amplifier
and Isolation
Figure 29. Active Clamp Forward Converter
Load
32
Submit Documentation Feedback
Product Folder Links: UCC2897A
Copyright © 2008–2015, Texas Instruments Incorporated