DRV8860_15 Datasheet, PDF (30/40 Pages) Texas Instruments – DRV8860x 38-V 8-Channel Serial Interface Low-Side Driver

DRV8860, DRV8860A
SLRS065D – SEPTEMBER 2013 – REVISED OCTOBER 2015
11 Layout
www.ti.com
11.1 Layout Guidelines
• The VM pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended
value of 0.1-μF rated for VM.
• This capacitor should be placed as close as possible to the VM pin on the device with a thick trace or ground
plane connection to the device GND pin.
• The VM pin must be bypassed to ground using and appropriate bulk capacitor. This component must be
located close to the DRV8860.
11.2 Layout Example
Where the pull-up voltage (V3P3) is an external supply in the range of the recommended operating conditions for
the digital open-drain outputs.
V3P3
VM
DIN
CLK
LATCH
GND
DOUT
nFAULT
ENABLE
10 µF
0.1 µF
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
Figure 37. DRV8860 Layout
30
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8860 DRV8860A