SN74LVC2G80_08 Datasheet, PDF (3/14 Pages) Texas Instruments – DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

www.ti.com
SN74LVC2G80
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SCES309E – DECEMBER 2001 – REVISED FEBRUARY 2007
Recommended Operating Conditions⁽¹⁾
V_CC
Supply voltage
V_IH
High-level input voltage
V_IL
Low-level input voltage
V_I
Input voltage
V_O
Output voltage
I_OH
High-level output current
I_OL
Low-level output current
∆t/∆v Input transition rise or fall rate
T_A
Operating free-air temperature
Operating
Data retention only
V_CC = 1.65 V to 1.95 V
V_CC = 2.3 V to 2.7 V
V_CC = 3 V to 3.6 V
V_CC = 4.5 V to 5.5 V
V_CC = 1.65 V to 1.95 V
V_CC = 2.3 V to 2.7 V
V_CC = 3 V to 3.6 V
V_CC = 4.5 V to 5.5 V
V_CC = 1.65 V
V_CC = 2.3 V
V_CC = 3 V
V_CC = 4.5 V
V_CC = 1.65 V
V_CC = 2.3 V
V_CC = 3 V
V_CC = 4.5 V
V_CC = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V
V_CC = 3.3 V ± 0.3 V
V_CC = 5 V ± 0.5 V
MIN
1.65
1.5
0.65 × V_CC
1.7
2
0.7 × V_CC
0
0
–40
MAX
5.5
0.35 × V_CC
0.7
0.8
0.3 × V_CC
5.5
V_CC
–4
–8
–16
–24
–32
4
8
16
24
32
20
10
5
85
UNIT
V
V
V
V
V
mA
mA
ns/V
°C
(1) All unused inputs of the device must be held at V_CC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
Submit Documentation Feedback
3