LP3879MR-1.2 Datasheet, PDF (3/18 Pages) Texas Instruments – LP3879 Micropower 800mA Low Noise "Ceramic Stable" Voltage Regulator for Low

LP3879
www.ti.com
SNVS396B – MAY 2006 – REVISED APRIL 2013
Absolute Maximum Ratings⁽¹⁾⁽²⁾
Storage Temperature Range
Operating Junction Temperature Range
Lead Temperature (Soldering, 5 seconds)
ESD Rating⁽³⁾
Shutdown Pin
Power Dissipation⁽⁴⁾
Input Supply Voltage (Survival)
Input Supply Voltage (Typical Operating)
SENSE Pin
Output Voltage (Survival)⁽⁵⁾
I_OUT (Survival)
Input-Output Voltage (Survival)⁽⁶⁾
−65°C to +150°C
-40°C to +125°C
260°C
2 kV
1kV
Internally Limited
−0.3V to +16V
2.5V to +6V
−0.3V to +6V
−0.3V to +6V
Short Circuit Protected
−0.3V to +16V
(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply
when operating the device outside of its rated operating conditions.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) ESD testing was performed using Human Body Model, a 100 pF capacitor discharged through a 1.5 kΩ resistor.
(4) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J(MAX), the junction-to-ambient thermal
resistance, θ_J−A, and the ambient temperature, T_A. The maximum allowable power dissipation at any ambient temperature is calculated
using:
The value of θ_J−A for the WSON and SO PowerPad packages are specifically dependent on PCB trace area,
trace material, and the number of layers and thermal vias. If a four layer board is used with maximum vias from the IC center to the heat
dissipating copper layers, values of θ_J−A which can be obtained are approximately 60°C/W for the SO PowerPad and 40°C/W for the
WSON package. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go
into thermal shutdown.
(5) If used in a dual-supply system where the regulator load is returned to a negative supply, the LP3879 output must be diode-clamped to
ground.
(6) The output PNP structure contains a diode between the V_IN and V_OUT terminals that is normally reverse-biased. Forcing the output
above the input will turn on this diode and may induce a latch-up mode which can damage the part (see Application Hints).
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LP3879
Submit Documentation Feedback
3