DRV8818_15 Datasheet, PDF (3/31 Pages) Texas Instruments – DRV8818 Stepper Motor Controller IC

www.ti.com
6 Pin Configuration and Functions
DRV8818
SLVSAX9D – SEPTEMBER 2011 – REVISED JANUARY 2015
PWP (HTSSOP) PACKAGE
28 Pins
(Top View)
ISENA 1
HOME 2
DIR 3
AOUT1 4
DECAY 5
RCA 6
GND 7
VREF 8
RCB 9
VCC 10
BOUT1 11
USM1 12
USM0 13
ISENB 14
GND
(PPAD)
28 VMA
27 SLEEPn
26 ENABLEn
25 AOUT2
24 CP2
23 CP1
22 VCP
21 GND
20 VGD
19 STEP
18 BOUT2
17 RESETn
16 SRn
15 VMB
PIN
NAME
NO.
I/O ⁽¹⁾
POWER AND GROUND
CP1
23
IO
CP2
24
IO
GND
7, 21
-
VCC
10
-
VCP
22
IO
VGD
20
IO
VMA
28
-
VMB
15
-
CONTROL
DECAY
5
I
DIR
3
I
ENABLEn
26
I
ISENA
ISENB
RCA
1
-
14
-
6
I
RCB
9
I
RESETn
17
I
SLEEPn
27
I
SRn
16
I
STEP
USM0
19
I
13
I
USM1
12
I
VREF
8
I
DESCRIPTION
Pin Functions
EXTERNAL COMPONENTS OR CONNECTIONS
Charge pump flying capacitor
Charge pump flying capacitor
Device ground
Logic supply voltage
High-side gate drive voltage
Low-side gate drive voltage
Bridge A power supply
Bridge B power supply
Decay mode select
Direction input
Enable input
Bridge A ground / Isense
Bridge B ground / Isense
Bridge A blanking and off time adjust
Bridge B blanking and off time adjust
Reset input
Sleep mode input
Sync. Rect. enable input
Step input
Microstep mode 0
Microstep mode 1
Current set reference input
Connect a 0.22-μF capacitor between CP1 and CP2.
Connect a 0.22-μF capacitor between CP1 and CP2.
Connect to 3-V to 5-V logic supply. Bypass to GND with a 0.1-μF ceramic
capacitor.
Connect a 0.22-μF ceramic capacitor to V_M.
Bypass to GND with a 0.22-μF ceramic capacitor.
Connect to motor supply (8 V to 35 V). Both VMA and VMB must be connected
to same supply.
Voltage applied sets decay mode - see motor driver description for details.
Bypass to GND with a 0.1-μF ceramic capacitor. Weak internal pulldown.
Level sets the direction of stepping. Weak internal pulldown.
Logic high to disable device outputs, logic low to enable outputs. Weak internal
pullup to VCC.
Connect to current sense resistor for bridge A
Connect to current sense resistor for bridge B
Connect a parallel resistor and capacitor to GND - see motor driver description
for details.
Connect a parallel resistor and capacitor to GND - see motor driver description
for details.
Active-low reset input initializes the indexer logic and disables the H-bridge
outputs. Weak internal pullup to VCC.
Logic high to enable device, logic low to enter low-power sleep mode. Weak
internal pulldown.
Active-low. When low, synchronous rectification is enabled. Weak internal
pulldown.
Rising edge causes the indexer to move one step. Weak internal pulldown.
USM0 and USM1 set the step mode - full step, half step, quarter step, or eight
microsteps/step. Weak internal pulldown.
USM0 and USM1 set the step mode - full step, half step, quarter step, or eight
microsteps/step. Weak internal pulldown.
Reference voltage for winding current set
(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV8818
Submit Documentation Feedback
3