BQ24105-Q1 Datasheet, PDF (3/35 Pages) Texas Instruments – SYNCHRONOUS SWITCHMODE, LI-ION AND LI-POLYMER CHARGE-MANAGEMENT IC WITH INTEGRATED POWER FETs ( bqSWITCHER™)

bq24105-Q1
www.ti.com................................................................................................................................................................................................. SLUS953 – AUGUST 2009
ELECTRICAL CHARACTERISTICS (continued)
T_J = 0°C to 125°C and recommended supply voltage range (unless otherwise stated)
PARAMETER
TEST CONDITIONS
MIN
TYP
V_CC > V_CC(min), PWM switching
10
I_(VCC)
V_CC supply current
V_CC > V_CC(min), PWM NOT switching
V_CC > V_CC(min), CE = HIGH
0°C ≤ T_J ≤ 65°C, V_I(BAT) = 4.2 V,
V_CC < V_(SLP) or V_CC > V_(SLP) but not in charge
I_(SLP)
Battery discharge sleep current, (SNS,
BAT, OUT, FB pins)
0°C ≤ T_J ≤ 65°C, V_I(BAT) = 8.4 V,
V_CC < V_(SLP) or V_CC > V_(SLP) but not in charge
0°C ≤ T_J ≤ 65°C, V_I(BAT) = 12.6 V,
V_CC < V_(SLP) or V_CC > V_(SLP) but not in charge
Voltage Regulation
V_IBAT
Feedback regulation REF for bq24105
(W/FB)
I_IBAT = 25 nA typical into pin
2.1
Voltage regulation accuracy
T_A = 25°C
–0.5%
–1%
Current Regulation - Fast Charge
I_OCHARGE Output current range of converter
V_LOWV ≤ V_I(BAT) < V_OREG,
V_(VCC) - V_I(BAT) > V_(DO-MAX)
150
100 mV ≤ V_IREG≤ 200 mV,
MAX
5
315
3.5
5.5
7.7
UNIT
mA
µA
µA
V
0.5%
1%
2000
mA
V_IREG
Voltage regulated across R_(SNS) Accuracy
V_(ISET1)
Output current set voltage
K_(ISET1)
Output current set factor
Precharge and Short-Circuit Current Regulation
V_LOWV
Precharge to fast-charge transition voltage
threshold, BAT,
bq24100/03/03A/04/05/08/09 ICs only
t
Deglitch time for precharge to fast charge
transition,
I_OPRECHG
V_(ISET2)
K_(ISET2)
Precharge range
Precharge set voltage, ISET2
Precharge current set factor
VIREG
+
1V
RSET1
1000,
Programmed Where
5 kΩ ≤ RSET1 ≤ 10 kΩ, Select RSET1 to
program V_IREG,
V_{IREG(measured)} = I_OCHARGE + R_SNS
(–10% to 10% excludes errors due to RSET1
and R_(SNS) tolerances)
V_(LOWV) ≤ V_I(BAT) ≤ V_O(REG),
V_(VCC) ≤ V_I(BAT) × _V(DO-MAX)
V_LOWV ≤ V_I(BAT) < V_O(REG),
V_(VCC) ≤ V_I(BAT) + _V(DO-MAX)
Rising voltage;
t_RISE, t_FALL = 100 ns, 2-mV overdrive
V_I(BAT) < V_LOWV, t < t_PRECHG
V_I(BAT) < V_LOWV, t < t_PRECHG
100 mV ≤ V_IREG-PRE ≤ 100 mV,
–10%
1
1000
68
71.4
20
30
15
100
1000
10%
V
V/A
75 %V_O(REG)
40
ms
200
mA
mV
V/A
VIREG_*PRE
+
0.1V
RSET2
1000,
V_IREG-PRE Voltage regulated across R_SNS-Accuracy
Charge Termination (Current Taper) Detection
(PGM) Where
1.2 kΩ ≤ RSET2 ≤ 10 kΩ, Select RSET1
to program V_IREG-PRE,
V_IREG-PRE (Measured) = I_OPRE-CHG × R_SNS
(–20% to 20% excludes errors due to RSET1
and R_SNS tolerances)
I_TERM
V_TERM
Charge current termination detection range
Charge termination detection set voltage,
ISET2
V_I(BAT) > V_RCH
V_I(BAT) > V_RCH
K_(ISET2)
t_dg-TERM
Termination current set factor
Charger termination accuracy
Deglitch time for charge termination
V_I(BAT) > V_RCH
Both rising and falling,
2-mV overdrive t_RISE, t_FALL = 100 ns
–20%
15
–20%
20
100
1000
30
20%
200
mA
mV
V/A
20%
40
ms
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): bq24105-Q1
Submit Documentation Feedback
3