ADS5546 Datasheet, PDF (25/50 Pages) Texas Instruments – 14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

ADS5546
www.ti.com
SLWS183C – NOVEMBER 2005 – REVISED OCTOBER 2006
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_PP differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS
data output (unless otherwise noted)
INTERMODULATION DISTORTION (IMD) vs FREQUENCY
0
F_IN1 = 135.08 MHz, -7 dBFS,
-20 F_IN2 = 130.08 MHz, -7 dBFS,
2-Tone IMD, 89 dBFS
-40
-60
-80
-100
-120
-140
0 10 20 30 40 50 60 70 80 90
f - Frequency - MHz
Figure 21.
75
74
73
72
71
70
69
68
67
66
65
0
SNR vs INPUT FREQUENCY
LVDS Mode
50 100 150 200 250 300 350 400 450 500
f_IN - Input Frequency - MHz
Figure 23.
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
0 dB
80
79
10 30
SFDR vs GAIN
5 dB
6 dB
4 dB
3 dB
2 dB
1 dB
Input Adjusted to -1 dBFS
for Each Gain Setting
50 70 90 110 130 150 170 190 210 230
f_IN − Input Frequency − MHz
Figure 25.
SFDR vs INPUT FREQUENCY
94
90
86
82
78
74
70
66
62
58
0 50 100 150 200 250 300 350 400 450 500
f_IN - Input Frequency - MHz
Figure 22.
72
71
70
69
68
67
66
65
64
63
62
61
60
59
0
SNR vs INPUT FREQUENCY
CMOS Mode
50 100 150 200 250 300 350 400 450 500
f_IN − Input Frequency − MHz
Figure 24.
SNR vs GAIN
75
0 dB
74
1 dB
73
2 dB
72
3 dB
71
4 dB
70
5 dB
69
6 dB
68
67
10 30
50 70 90 110 130 150 170 190 210 230
f_IN − Input Frequency − MHz
Figure 26.
Submit Documentation Feedback
25